Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

68HC05P9A Datasheet(PDF) 30 Page - Freescale Semiconductor, Inc

Part # 68HC05P9A
Description  SPECIFICATION(General Release)
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC05P9A Datasheet(HTML) 30 Page - Freescale Semiconductor, Inc

Back Button 68HC05P9A Datasheet HTML 26Page - Freescale Semiconductor, Inc 68HC05P9A Datasheet HTML 27Page - Freescale Semiconductor, Inc 68HC05P9A Datasheet HTML 28Page - Freescale Semiconductor, Inc 68HC05P9A Datasheet HTML 29Page - Freescale Semiconductor, Inc 68HC05P9A Datasheet HTML 30Page - Freescale Semiconductor, Inc 68HC05P9A Datasheet HTML 31Page - Freescale Semiconductor, Inc 68HC05P9A Datasheet HTML 32Page - Freescale Semiconductor, Inc 68HC05P9A Datasheet HTML 33Page - Freescale Semiconductor, Inc 68HC05P9A Datasheet HTML 34Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 90 page
background image
GENERAL RELEASE SPECIFICATION
INTERRUPTS
MC68HC05P9A
4-4
Rev. 2.0
4.3
External Interrupt
The IRQ pin drives an asynchronous interrupt to the CPU. An edge detector flip-
flop is latched on the falling edge of IRQ. If either the output from the internal edge
detector flip-flops or the level on the IRQ pin is low, a request is synchronized to
the CPU to generate the IRQ interrupt. If the edge-sensitive only mask 0ption is
selected, the output of the internal edge detector flip-flop is sampled and the input
level on the IRQ pin is ignored. The interrupt service routine address is specified
by the contents of memory locations $1FFA and $1FFB. A block diagram of the
IRQ function is shown in Figure 4-2.
NOTE
The internal interrupt latch is cleared nine PH2 clock cycles after the
interrupt is recognized (after location $1FFA is read). Therefore,
another external interrupt pulse can be latched during the IRQ
service routine.
NOTE
When the edge- and level-sensitive mask option is selected, the
voltage applied to the IRQ pin must return to the high state before
the RTI instruction in the interrupt service routine is executed to
avoid the processor re-entering the IRQ service routine.
Figure 4-2. IRQ Function Block Diagram
IRQ
LATCH
R
VDD
IRQ PIN
MASK OPTION
(IRQ LEVEL)
TO IRQ
PROCESSING
IN CPU
TO BIH & BIL
INSTRUCTION
SENSING
RST
IRQ VECTOR FETCH
PA7
DDRA7
PA0
DDRA0
PA0 IRQ INHIBIT
(MASK OPTION)
PA7 IRQ INHIBIT
(MASK OPTION)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com