Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCIMX536AVV8B Datasheet(PDF) 124 Page - Freescale Semiconductor, Inc

Part # PCIMX536AVV8B
Description  i.MX53xA Automotive and Infotainment Applications Processors
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX536AVV8B Datasheet(HTML) 124 Page - Freescale Semiconductor, Inc

Back Button PCIMX536AVV8B Datasheet HTML 120Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 121Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 122Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 123Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 124Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 125Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 126Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 127Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 128Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 180 page
background image
i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1
124
Freescale Semiconductor
Electrical Characteristics
4.7.14
SATA PHY Parameters
This section describes SATA PHY electrical specifications.
4.7.14.1
Reference Clock Electrical and Jitter Specifications
The refclk signal is differential and supports frequencies of 25 MHz or 50-156.25 MHz (100 MHz and
125 MHz are common frequencies). The frequency is pin-selectable (for more information about the
signal, see “Per-Transceiver Control and Status Signals” in the SATA PHY chapter in the Reference
Manual).
Table 76 provides the SATA PHY reference clock specifications.
trfs1
trfs
trfs = 1.6
× T + tsui + tco + tbuf + tbuf
—
—
tdzfs
tdzfs = time_dzfs
× T – (tskew1)
time_dzfs
tss
tss
tss = time_ss
× T – (tskew1 + tskew2)
time_ss
tmli
tdzfs_mli
tdzfs_mli =max (time_dzfs, time_mli)
× T – (tskew1 + tskew2)
—
tli
tli1
tli1 > 0
—
tli
tli2
tli2 > 0
—
tli
tli3
tli3 > 0
—
tcvh
tcvh
tcvh = (time_cvh
×T) – (tskew1 + tskew2)
time_cvh
—ton
toff
ton = time_on
× T – tskew1
toff = time_off
× T – tskew1
—
Table 76. Reference Clock Specifications
Parameters
Test Conditions
Min
Max
Unit
Differential peak voltage (typically 0.71 V)
—
350
850
mV
Common mode voltage
(refclk_p + refclk_m) / 2
—
175
2,000
mV
Total phase jitter
For information about total
phase jitter, see following
section
—3
ps RMS
Minimum/maximum duty cycle
—
40
60
% UI
Frequency range
—
25
156.25
MHz
Table 75. UDMA Out Burst Timing Parameters (continued)
ATA
Parameter
Parameter
from
Figure 75,
Figure 76,
Figure 77
Value
Controlling
Variable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com