Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCIMX536AVV8B Datasheet(PDF) 129 Page - Freescale Semiconductor, Inc

Part # PCIMX536AVV8B
Description  i.MX53xA Automotive and Infotainment Applications Processors
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX536AVV8B Datasheet(HTML) 129 Page - Freescale Semiconductor, Inc

Back Button PCIMX536AVV8B Datasheet HTML 125Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 126Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 127Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 128Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 129Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 130Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 131Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 132Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 133Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 180 page
background image
Electrical Characteristics
i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1
Freescale Semiconductor
129
4.7.16
SPDIF Timing Parameters
The Sony/Philips Digital Interconnect Format (SPDIF) data is sent using the bi-phase marking code. When
encoding, the SPDIF data signal is modulated by a clock that is twice the bit rate of the data signal.
Table 80 shows SPDIF timing parameters for the Sony/Philips Digital Interconnect Format (SPDIF),
including the timing of the modulating Rx clock (SRCK) for SPDIF in Rx mode and the timing of the
modulating Tx clock (STCLK) for SPDIF in Tx mode.
SJ9
TMS, TDI data hold time
25
—
ns
SJ10
TCK low to TDO data valid
—
44
ns
SJ11
TCK low to TDO high impedance
—
44
ns
SJ12
TRST assert time
100
—
ns
SJ13
TRST set-up time to TCK low
40
—
ns
1 T
DC = target frequency of SJC
2 V
M = mid-point voltage
Table 80. SPDIF Timing Parameters
Characteristics
Symbol
Timing Parameter Range
Units
Min
Max
SPDIFIN Skew: asynchronous inputs, no specs apply
—
—
0.7
ns
SPDIFOUT output (Load = 50pf)
•Skew
• Transition rising
• Transition falling
—
—
—
—
—
—
1.5
24.2
31.3
ns
SPDIFOUT1 output (Load = 30pf)
•Skew
• Transition rising
• Transition falling
—
—
—
—
—
—
1.5
13.6
18.0
ns
Modulating Rx clock (SRCK) period
srckp
40.0
—
ns
SRCK high period
srckph
16.0
—
ns
SRCK low period
srckpl
16.0
—
ns
Modulating Tx clock (STCLK) period
stclkp
40.0
—
ns
STCLK high period
stclkph
16.0
—
ns
STCLK low period
stclkpl
16.0
—
ns
Table 79. JTAG Timing (continued)
ID
Parameter1,2
All Frequencies
Unit
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com