R5F110ME datasheet(46/153 Pages) RENESAS

46 / 153 page

RL78/L1C

2. ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85 °C)

R01DS0192EJ0200 Rev. 2.00

Page 46 of 149

Feb 21, 2014

Note 1.

When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes “to SCKp

↓” when

DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2.

When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes “from SCKp

↓” when

DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3.

When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from

SCKp

↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4.

C is the load capacitance of the SCKp and SOp output lines.

Caution

Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using

port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM number (g = 0 to 3)

Remark 2.

fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

(3)

During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +85 °C, 1.6 V  VDD  3.6 V, VSS = 0 V)

Parameter

Sym

bol

Conditions

HS (high-speed main)

Mode

LS (low-speed main)

Mode

LV (low-voltage main)

Mode

Unit

MIN.

MAX.

MIN.

MAX.

MIN.

MAX.

SCKp cycle time

tKCY1

 fCLK/4

2.7 V

 VDD  3.6 V

167

500

1000

2.4 V

 VDD  3.6 V

250

500

1000

1.8 V

 VDD  3.6 V

—

500

1000

1.6 V

 VDD  3.6 V

—

1000

SCKp high-/

low-level width

tKH1,

tKL1

2.7 V

 VDD  3.6 V

tKCY1/2 - 18

tKCY1/2 - 50

2.4 V

 VDD  3.6 V

tKCY1/2 - 38

tKCY1/2 - 50

1.8 V

 VDD  3.6 V

—

tKCY1/2 - 50

1.6 V

 VDD  3.6 V

—

tKCY1/2 - 100

SIp setup time

(to SCKp

↑) Note 1

tSIK1

2.7 V

 VDD  3.6 V

110

2.4 V

 VDD  3.6 V

110

1.8 V

 VDD  3.6 V

—

110

1.6 V

 VDD  3.6 V

—

220

SIp hold time

(from SCKp

↑) Note 2

tKSI1

2.4 V

 VDD  3.6 V

1.8 V

 VDD  3.6 V

—

1.6 V

 VDD  3.6 V

—

Delay time from

SCKp

↓ to SOp output

Note 3

tKSO1

C = 30 pF

Note 4

2.7 V

 VDD  3.6 V

2.4 V

 VDD  3.6 V

1.8 V

 VDD  3.6 V

—

1.6 V

 VDD  3.6 V

—

R5F110ME Datasheet(PDF) 46 Page - Renesas Technology Corp

R5F110ME Datasheet(HTML) 46 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL