GMS81C2012K datasheet(62/107 Pages) HYNIX

62 / 107 page

GMS81C2012/GMS81C2020

HYUNDAI MicroElectronics

MAR. 2000 Ver 1.00

13. ANALOG DIGITAL CONVERTER

The analog-to-digital converter (A/D) allows conversion

of an analog input signal to a corresponding 8-bit digital

value. The A/D module has eight analog inputs, which are

multiplexed into one sample and hold. The output of the

sample and hold is the input into the converter, which gen-

erates the result via successive approximation. The analog

supply voltage is connected to AVDD of ladder resistance

of A/D module.

The A/D module has two registers which are the control

ADCM, shown in Figure 13-1, controls the operation of

the A/D converter module. The port pins can be configured

as analog inputs or digital I/O.

To use analog inputs, each port is assigned analog input

port by setting the bit ANSEL[7:0] in R6FUNC register.

Also it is assigned analog input port by setting the bit AN-

SEL[11:8] in R7FUNC register. And selected the corre-

sponding channel to be converted by setting ADS[3:0].

How to Use A/D Converter

The processing of conversion is start when the start bit

ADST is set to "1". After one cycle, it is cleared by hard-

ware. The register ADCR contains the results of the A/D

conversion. When the conversion is completed, the result

is loaded into the ADCR, the A/D conversion status bit

ADSF is set to "1", and the A/D interrupt flag ADIF is set.

The block diagram of the A/D module is shown in Figure

13-2. The A/D status bit ADSF is set automatically when

A/D conversion is completed, cleared when A/D conver-

sion is in process. The conversion time takes maximum 20

uS (at fXI=4 MHz)

Figure 13-1 A/D Converter Control Register

BTCL

765

432

ADST

A/D status bit

Analog input channel select

INITIAL VALUE: -000 0001B

ADDRESS: 0EAH

ADCM

ADSF

A/D converter Enable bit

0: A/D converter module turn off and

current is not flow.

1: Enable A/D converter

R/W

0000: Channel 0 (AN0)

0001: Channel 1 (AN1)

0010: Channel 2 (AN2)

0011: Channel 3 (AN3)

0100: Channel 4 (AN4)

0101: Channel 5 (AN5)

0110: Channel 6 (AN6)

0111: Channel 7 (AN7)

0: A/D conversion is in progress

1: A/D conversion is completed

A/D start bit

Setting this bit starts an A/D conversion.

After one cycle, bit is cleared to “0” by hardware.

ADS1 ADS0

ADS3 ADS2

INITIAL VALUE: Undefined

ADDRESS: 0EBH

ADCR

A/D Conversion Data

BTCL

RRR

ADEN

1000: Channel 8 (AN8)

1001: Channel 9 (AN9)

1010: Channel 10 (AN10)

1011: Channel 11 (AN11)

GMS81C2012K Datasheet(PDF) 62 Page - Hynix Semiconductor

GMS81C2012K Datasheet(HTML) 62 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL