Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3312D Datasheet(PDF) 72 Page - STMicroelectronics

Part # UPSD3312D
Description  fast 8032 MCU with programmable logic
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3312D Datasheet(HTML) 72 Page - STMicroelectronics

Back Button UPSD3312D Datasheet HTML 68Page - STMicroelectronics UPSD3312D Datasheet HTML 69Page - STMicroelectronics UPSD3312D Datasheet HTML 70Page - STMicroelectronics UPSD3312D Datasheet HTML 71Page - STMicroelectronics UPSD3312D Datasheet HTML 72Page - STMicroelectronics UPSD3312D Datasheet HTML 73Page - STMicroelectronics UPSD3312D Datasheet HTML 74Page - STMicroelectronics UPSD3312D Datasheet HTML 75Page - STMicroelectronics UPSD3312D Datasheet HTML 76Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 272 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
Power saving modes
UPSD33xx
72/272
Doc ID 9685 Rev 7
Table 29.
MCU module port and peripheral status during reduced power modes
Table 30.
State of 8032 MCU bus Signals during Power-down and Idle modes
Table 31.
PCON: Power Control register (SFR 87h, reset value 00h)
Mode
Ports 1,
3, 4
PCA
SPI
I2C
ADC
SUPER
VISOR
UART0,
UART1
TIMER
0,1,2
EXT
INT0, 1
Idle
Maintain
Data
Active
Active
Active
Active
Active(1)
1.
The watchdog timer is not active during Idle mode. Other supervisor functions are active: LVD, external
reset, JTAG debug reset
Active
Active
Active
Powe
r-
down
Maintain
Data
Disabled Disabled Disabled Disabled Disabled Disabled Disabled Disabled
Mode
ALE
PSEN_
RD_
WR_
AD0-7
A8-15
Idle
0111
FFh
FFh
Power-down
0111
FFh
FFh
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SMOD0
SMOD1
–
POR
RCLK1
TCLK1
PD
IDL
Table 32.
PCON register bit definition
Bit
Symbol
R/W
Function
7SMOD0
R,W
Baud Rate Double Bit (UART0)
0 = No Doubling
1 = Doubling
(See Section 21.3: UART baud rates on
page 110 for details.)
6SMOD1
R,W
Baud Rate Double Bit for 2nd UART
(UART1)
0 = No Doubling
1 = Doubling
(See Section 21.3: UART baud rates on
page 110 for details.)
5
–
–
Reserved
4POR
R,W
Only a power-on, and a Reset sets this bit
(cold reset). Warm reset will not set this bit.
'0,' Cleared to zero with firmware
'1,' Is set only by a power-on reset generated
by Supervisory circuit (see Section 19.3:
Power-up reset on page 90 for details).
3
RCLK1
R,W
Received Clock Flag (UART1)
(See Table 58 on page 100 for flag
description.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com