UPSD3312D datasheet(122/272 Pages) STMICROELECTRONICS

122 / 272 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

I2C interface

UPSD33xx

122/272

Doc ID 9685 Rev 7

I2C interface

UPSD33xx devices support one serial I2C interface. This is a two-wire communication

channel, having a bi-directional data signal (SDA, pin P3.6) and a clock signal (SCL, pin

P3.7) based on open-drain line drivers, requiring external pull-up resistors, RP, each with a

typical value of 4.7k

Ω (see Figure 37).

23.1

I2C interface main features

Byte-wide data is transferred, MSB first, between a Master device and a Slave device on two

wires. More than one bus Master is allowed, but only one Master may control the bus at any

given time. Data is not lost when another Master requests the use of a busy bus because

I2C supports collision detection and arbitration. The bus Master initiates all data movement

and generates the clock that permits the transfer. Once a transfer is initiated by the Master,

any device addressed is considered a Slave. Automatic clock synchronization allows I2C

devices with different bit rates to communicate on the same physical bus. A single device

can play the role of Master or Slave, or a single device can be a Slave only. Each Slave

device on the bus has a unique address, and a general broadcast address is also available.

A Master or Slave device has the ability to suspend data transfers if the device needs more

time to transmit or receive data.

This I2C interface has the following features:

●

Serial I/O Engine (SIOE): serial/parallel conversion; bus arbitration; clock generation

and synchronization; and handshaking are all performed in hardware

●

Interrupt or Polled operation

●

Multi-master capability

●

7-bit Addressing

●

Supports standard speed I2C (SCL up to 100kHz), fast mode I2C (101kHz to 400kHz),

and high-speed mode I2C (401kHz to 833kHz)

Figure 37.

Typical I2C bus configuration

For 3.3 V system, connect RP to 3.3 V VCC. For 5.0 V system, connect RP to 5.0 V VDD.

I2C BUS

SDA

SCL

VCC or VDD

(1)

Device with I2C

Interface

Device with I2C

Interface

SDA/P3.6

SCL/P3.7

UPSD33XX(V)

Device with I2C

Interface

AI09623b

UPSD3312D Datasheet(PDF) 122 Page - STMicroelectronics

UPSD3312D Datasheet(HTML) 122 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL