UPSD3312DV datasheet(70/272 Pages) STMICROELECTRONICS

70 / 272 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

Power saving modes

UPSD33xx

70/272

Doc ID 9685 Rev 7

Power saving modes

The UPSD33xx is a combination of two die, or modules, each module having it’s own

current consumption characteristics. This section describes reduced power modes for the

MCU module. See Section 27.1.16: Power management on page 170 for reduced power

modes of the PSD module. Total current consumption for the combined modules is

determined in the DC specifications at the end of this document.

The MCU module has three software-selectable modes of reduced power operation.

●

Idle mode

●

Power-down mode

●

Reduced Frequency mode

15.1

Idle mode

Idle mode will halt the 8032 MCU core while leaving the MCU peripherals active (Idle mode

blocks MCU_CLK only). For lowest current consumption in this mode, it is recommended to

disable all unused peripherals, before entering Idle mode (such as the ADC and the debug

unit breakpoint comparators). The following functions remain fully active during Idle mode

(except if disabled by SFR settings).

●

External Interrupts INT0 and INT1

●

Timer 0, Timer 1 and Timer 2

●

Supervisor reset from: LVD, JTAG debug, external RESET_IN_, but not the WTD

●

ADC

●

I2C Interface

●

UART0 and UART1 Interfaces

●

SPI Interface

●

Programmable Counter Array

An interrupt generated by any of these peripherals, or a reset generated from the

supervisor, will cause Idle mode to exit and the 8032 MCU will resume normal operation.

The output state on I/O pins of MCU ports 1, 3, and 4 remain unchanged during Idle mode.

To enter Idle mode, the 8032 MCU executes an instruction to set the IDL bit in the SFR

named PCON, shown in Table 31 on page 72. This is the last instruction executed in normal

operating mode before Idle mode is activated. Once in Idle mode, the MCU status is entirely

preserved, and there are no changes to: SP, PSW, PC, ACC, SFRs, DATA, IDATA, or XDATA.

The following are factors related to Idle mode exit:

●

Activation of any enabled interrupt will cause the IDL bit to be cleared by hardware,

terminating Idle mode. The interrupt is serviced, and following the Return from Interrupt

instruction (RETI), the next instruction to be executed will be the one which follows the

instruction that set the IDL bit in the PCON SFR.

●

After a reset from the supervisor, the IDL bit is cleared, Idle mode is terminated, and

the MCU restarts after three MCU machine cycles.

UPSD3312DV Datasheet(PDF) 70 Page - STMicroelectronics

UPSD3312DV Datasheet(HTML) 70 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL