| Electronic Components Datasheet Search |
|
LAN9500AI Datasheet(PDF) 117 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9500AI Datasheet(HTML) 117 Page - Microchip Technology |
|
117 / 213 page ![]() 2010 - 2015 Microchip Technology Inc. DS00001875A-page 117 LAN950x 7.3 System Control and Status Registers Note 7-1 Featured in LAN9500A/LAN9500Ai to support custom operation without EEPROM. RESERVED in LAN9500/LAN9500i. TABLE 7-3: LAN950X DEVICE CONTROL AND STATUS REGISTER MAP Address Symbol Register Name 000h ID_REV Device ID and Revision Register 004h RESERVED Reserved for future expansion 008h INT_STS Interrupt Status Register 00Ch RX_CFG Receive Configuration Register 010h TX_CFG Transmit Configuration Register 014h HW_CFG Hardware Configuration Register 018h RX_FIFO_INF Receive FIFO Information Register 01Ch TX_FIFO_INF Transmit FIFO Information Register 020h PMT_CTL Power Management Control Register 024h LED_GPIO_CFG LED General Purpose IO Configuration Register 028h GPIO_CFG General Purpose IO Configuration Register 02Ch AFC_CFG Automatic Flow Control Configuration Register 030h E2P_CMD EEPROM Command Register 034h E2P_DATA EEPROM Data Register 038h BURST_CAP Burst Cap Register 03Ch RESERVED Reserved for future expansion 040h DP_SEL Data Port Select Register 044h DP_CMD Data Port Command Register 048h DP_ADDR Data Port Address Register 04Ch DP_DATA0 Data Port Data 0 Register 050h DP_DATA1 Data Port Data 1 Register 054h – 060h RESERVED Reserved for future expansion 064h GPIO_WAKE General Purpose IO Wake Enable and Polarity Register 068h INT_EP_CTL Interrupt Endpoint Control Register 06Ch BULK_IN_DLY Bulk In Delay Register 070h DBG_RX_FIFO_LVL Receive FIFO Level Debug Register 074h DBG_RX_FIFO_PTR Receive FIFO Pointer Debug Register 078h DBG_TX_FIFO_LVL Transmit FIFO Level Debug Register 07Ch DBG_TX_FIFO_PTR Transmit FIFO Pointer Debug Register 080h – 09Fh RESERVED Reserved for future expansion 0A0h Note 7-1 HS_ATTR HS Descriptor Attributes Register 0A4h Note 7-1 FS_ATTR FS Descriptor Attributes Register 0A8h Note 7-1 STRNG_ATTR0 String Descriptor Attributes Register 0 0ACh Note 7-1 STRNG_ATTR1 String Descriptor Attributes Register 1 0B0h Note 7-1 FLAG_ATTR Flag Attributes Register 0B4h – 0FFh RESERVED Reserved for future expansion |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |