Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CP3SP33SMS/NOPB Datasheet(PDF) 389 Page - Texas Instruments

Part # CP3SP33SMS/NOPB
Description  Connectivity Processor with Cache, DSP, and Bluetooth짰, USB, and Dual CAN Interfaces
PDF  407 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CP3SP33SMS/NOPB Datasheet(HTML) 389 Page - Texas Instruments

Back Button CP3SP33SMS/NOPB Datasheet HTML 385Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 386Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 387Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 388Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 389Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 390Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 391Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 392Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 393Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 389 / 407 page
background image
I2SCLK
I2SWS,
I2SSDI,
I2SSDO
DS370
tCH
tCL
T
tTH
tRS
tRH
tTD
tCR
CP3SP33
www.ti.com
SNOSCW5 – MAY 2013
36.13 USB Port AC Characteristics
Table 36-8. USB Port Signals
DESCRIPTION(1)
CONDITIONS(2)
MIN
TYP
MAX
UNIT
TR
Rise time
CL = 50 pF
4
20
ns
TF
Fall Time
CL = 50 pF
4
20
ns
TRFM
Fall/Rise time matching (TR/TF)
CL = 50 pF
90%
110%
ZDRV
Driver Output Impedance
CL = 50 pF
28
43
Ω
(1)
Specified by design.
(2)
Waveforms measured at 10% to 90%.
36.14 I
2S Interface Timing
Table 36-9. I2S Interface Signals
LOWER LIMIT
UPPER LIMIT
DESCRIPTION(1)
REFERENCE
UNIT
MIN
MAX
MIN
MAX
I2S INTERFACE TRANSMITTER SIGNALS
T
See Figure 36-22
Tt
ns
I2S clock period
Tt
Minimum transmitter clock period
T > Tt, See Figure 36-22
ns
0.35 Tt
0.35 Tt
tCH
Vih, See Figure 36-22
ns
I2S clock high
(master)
(slave)
0.35 Tt
0.35 Tt
tCL
Vil, See Figure 36-22
ns
I2S clock low
(master)
(slave)
tCR
See Figure 36-22
0.15 Tt
ns
I2S clock rise time (slave mode)
Rising Edge (RE) on I2S Clock, See
tTD
Delay
0.8 Tt
ns
Figure 36-22
tTH
Hold time
0
ns
RE on I2S Clock, See Figure 36-22
I2S INTERFACE RECEIVER SIGNALS
T
See Figure 36-22
Tt
ns
I2S clock period
Tr
Minimum receiver clock period
T > Tt, See Figure 36-22
ns
0.35 Tr
0.35 Tr
tCH
Vih, See Figure 36-22
ns
I2S clock high
(master)
(slave)
0.35 Tr
0.35 Tr
tCL
Vil, See Figure 36-22
ns
I2S clock low
(master)
(slave)
tRS
Setup time
0.2 Tr
ns
RE on I2S Clock
tRH
Hold time
0
RE on I2S Clock
(1)
Specified by design.
Figure 36-22. I2S Interface Timing
Copyright © 2013, Texas Instruments Incorporated
Electrical Specifications
389
Submit Documentation Feedback
Product Folder Links :CP3SP33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com