Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CP3SP33SMS/NOPB Datasheet(PDF) 390 Page - Texas Instruments

Part # CP3SP33SMS/NOPB
Description  Connectivity Processor with Cache, DSP, and Bluetooth짰, USB, and Dual CAN Interfaces
PDF  407 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CP3SP33SMS/NOPB Datasheet(HTML) 390 Page - Texas Instruments

Back Button CP3SP33SMS/NOPB Datasheet HTML 386Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 387Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 388Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 389Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 390Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 391Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 392Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 393Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 394Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 390 / 407 page
background image
t
t
TIOL
TIOH
PCLK
TIOn_y
DS482
tTAL /tTBL
PCLK
TAn/TBn
DS481
tTAL /tTBH
CP3SP33
SNOSCW5 – MAY 2013
www.ti.com
36.15 Multi-Function Timer (MFT) Timing
Table 36-10. Multi-Function Timer Input Signals
DESCRIPTION(1)
REFERENCE
MIN
MAX
UNIT
tTAH
TAn high time
Rising edge (RE) on PCLK clock, See Figure 36-23
TCLK + 5
ns
tTAL
TAn low time
RE on PCLK clock, See Figure 36-23
TCLK + 5
ns
tTBH
TBn high time
RE on PCLK clock, See Figure 36-23
TCLK + 5
ns
tTBL
TBn low time
RE on PCLK clock, See Figure 36-23
TCLK + 5
ns
(1)
Specified by design.
Figure 36-23. Multi-Function Timer Input Timing
36.16 Versatile Timing Unit (VTU) Timing
Table 36-11. Versatile Timing Unit Input Signals
DESCRIPTION(1)
REFERENCE
MIN
MAX
UNIT
tTIOH
TIOn_y Input High Time
Rising Edge (RE) on PCLK Clock, See Figure 36-
1.5 × TCLK + 5
ns
24
tTIOL
TIOn_y Input Low Time
RE on PCLK Clock, See Figure 36-24
1.5 × TCLK + 5
ns
(1)
Specified by design.
Figure 36-24. Versatile Timing Unit Input Timing
36.17 External Memory Interface
Table 36-12. External Memory Signals
DESCRIPTION(1)
REFERENCE
MIN
MAX
UNIT
EXTERNAL MEMORY INPUT SIGNALS
tDSU
Data Bus Input Setup
Before Rising Edge (RE) on HCLK Clock, See Figure 36-25
5
ns
tDIH
Data Bus Input Hold
After RE on HCLK Clock , See Figure 36-25
0
ns
EXTERNAL MEMORY OUTPUT SIGNALS
tAV
Address Bus Valid
After RE on HCLK Clock, See Figure 36-25 and Figure 36-26
9
ns
tAH
Address Bus Hold
After RE on HCLK Clock, See Figure 36-25 and Figure 36-26
0
ns
tCSL
Chip Select Low
After RE on HCLK Clock, See Figure 36-25 and Figure 36-26
9
ns
tCSH
Chip Select Hold
After RE on HCLK Clock, See Figure 36-25 and Figure 36-26
0
ns
(1)
Specified by design.
390
Electrical Specifications
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links :CP3SP33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com