| Electronic Components Datasheet Search |
|
MPF5023AMBA0ES Datasheet(PDF) 24 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPF5023AMBA0ES Datasheet(HTML) 24 Page - NXP Semiconductors |
|
24 / 91 page ![]() NXP Semiconductors PF5023 Power management integrated circuit (PMIC) for high performance applications PF5023 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights reserved. Product data sheet Rev. 1 — 15 April 2020 24 / 91 Table 19. Power down regulator group bits OTP_SWx_PDGRP[1:0] OTP_PGOOD_PDGRP[1:0] OTP_RESETBMCU_PDGRP[1:0] SWx_PDGRP[1:0] PGOOD_PDGRP[1:0] RESETBMCU_PDGRP[1:0] Description 00 00 Regulator belongs to Group 4 01 01 Regulator belongs to Group 3 10 10 Regulator belongs to Group 2 11 11 Regulator belongs to Group 1 If PGOOD pin is used as a GPO, the PGOOD_PDGRP[1:0] is used to turn off the PGOOD pin in a specific group during the power down sequence. If PGOOD pin is used in power good mode, it is recommended that the OTP_PGOOD_PDGRP bits are set to 11 to ensure the group power down sequencer does not detect these bits as part of Group 4. Each one of power down groups have programmable time delay registers to set the time delay after the regulators in this group have been turned off, and the next group can start to power down. Table 20. Power down counter delay OTP bits OTP_GRPx_DLY[1:0] Functional bits GRPx_DLY[1:0] Power down delay (µs) 00 00 120 01 01 250 10 10 500 11 11 1000 If RESETBMCU is required to be asserted first before any of the external regulators from the corresponding group, the RESETBMCU_DLY provides a selectable delay to disable the regulators after RESETBMCU is asserted. Table 21. Programmable delay after RESETBMCU is asserted OTP bits OTP_RESETBMCU_DLY[1:0] Functional bits RESETBMCU_DLY[1:0] RESETBMCU delay (µs) 00 00 No delay 01 01 10 10 10 100 11 11 500 If RESETBMCU_DLY is set to 0x00, all regulators in the same power down group as RESETBMCU is disabled at the same time RESETBMCU is asserted. Figure 10 shows an example of the power down sequence when PWRDWN_MODE = 1. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |