HC705JB2GRSSLASHH datasheet(105/128 Pages) NXP

105 / 128 page

August 28, 1998

GENERAL RELEASE SPECIFICATION

INSTRUCTION SET

REV 1.1

12-1

SECTION 12

INSTRUCTION SET

This section describes the addressing modes and instruction types.

12.1

ADDRESSING MODES

The CPU uses eight addressing modes for ﬂexibility in accessing data. The

addressing modes deﬁne the manner in which the CPU ﬁnds the data required to

execute an instruction. The eight addressing modes are the following:

•

Inherent

•

Immediate

•

Direct

•

Extended

•

Indexed, No Offset

•

Indexed, 8-Bit Offset

•

Indexed, 16-Bit Offset

•

Relative

12.1.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt

(RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU

registers, such as set carry ﬂag (SEC) and increment accumulator (INCA).

Inherent instructions require no memory address and are one byte long.

12.1.2 Immediate

Immediate instructions are those that contain a value to be used in an operation

with the value in the accumulator or index register. Immediate instructions require

no memory address and are two bytes long. The opcode is the ﬁrst byte, and the

immediate data value is the second byte.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JB2GRS/H Datasheet(PDF) 105 Page - NXP Semiconductors

HC705JB2GRS/H Datasheet(HTML) 105 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL