 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SN250 Datasheet(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SN250 Datasheet(HTML) 55 Page - STMicroelectronics |
|
|
55 / 130 page  SN250 Functional description—application modules 55/130 SC1_UARTFRAC [0x44B6] SC1_UARTCFG [0x44AE] 15 0-R 14 0-R 13 0-R 12 0-R 11 0-R 10 0-R 9 0-R 8 0-R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SC1_ UARTFRAC 0-R 7 0-R 6 0-R 5 0-R 4 0-R 3 0-R 2 0-R 1 0-RW 0 SC1_UARTFRAC [0] The baud rate fractional remainder (F) of the clock rate as derived from the equation: 15 0-R 14 0-R 13 0-R 12 0-R 11 0-R 10 0-R 9 0-R 8 0-R 0 0 0 0 0 0 0 0 0 SC1_ UARTAUTO SC1_ UARTFLOW SC1_ UARTODD SC1_ UARTPAR SC1_ UART2STP SC1_ UART8BIT SC1_ UARTRTS 0-R 7 0-RW 6 0-RW 5 0-RW 4 0-RW 3 0-RW 2 0-RW 1 0-RW 0 SC1_UARTAUTO [6] Set this bit to enable automatic nRTS assertion by hardware. nRTS will be deasserted when the UART can receive only one more character before the buffer is full. nRTS will be reasserted when the UART can receive more than one character before the buffer is full. The SC1_UARTRTS bit in this register has no effect when this bit is set. SC1_UARTFLOW [5] Set this bit to enable nRTS/nCTS signals. Clear this bit to disable the signals. When this bit is cleared, the nCTS signal is asserted in hardware to enable the UART transmitter. The GPIO_CFG register should be configured for mode SC1-4A for hardware handshake with nRTS/nCTS and SC1-2 for no handshaking. SC1_UARTODD [4] Clear this bit for even parity. Set this bit for odd parity. SC1_UARTPAR [3] Clear this bit for no parity. Set this bit for one parity bit. SC1_UART2STP [2] Clear this bit for one stop bit. Set this bit for two stop bits SC1_UART8BIT [1] Clear this bit for seven data bits. Set this bit for eight data bits. SC1_UARTRTS [0] RTS is an output signal. When this bit is set, the signal is asserted (== TTL logic 0, GPIO is low, ’XON’, RS232 positive voltage), the transmission will proceed. When this bit is cleared, the signal is deasserted (== TTL logic 1, GPIO is high, ’XOFF’, RS232 negative voltage), the transmission is inhibited. Rate 24MHz 2N 0.5 F ⋅ () + () ⋅ -------------------------------------------- = |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
