Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SN250 Datasheet(PDF) 78 Page - STMicroelectronics

Part # SN250
Description  Single-chip ZigBee/802.15.4 solution
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SN250 Datasheet(HTML) 78 Page - STMicroelectronics

Back Button SN250 Datasheet HTML 74Page - STMicroelectronics SN250 Datasheet HTML 75Page - STMicroelectronics SN250 Datasheet HTML 76Page - STMicroelectronics SN250 Datasheet HTML 77Page - STMicroelectronics SN250 Datasheet HTML 78Page - STMicroelectronics SN250 Datasheet HTML 79Page - STMicroelectronics SN250 Datasheet HTML 80Page - STMicroelectronics SN250 Datasheet HTML 81Page - STMicroelectronics SN250 Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 130 page
background image
Functional description—application modules
SN250
78/130
SC2_RATEEXP [0x4432]
SC2_SPICFG [0x442C]
15
0-R
14
0-R
13
0-R
12
0-R
11
0-R
10
0-R
9
0-R
8
0-R
0
0
0
0
0
0
0
0
0
0
0
0
SC2_RATEEXP
0-R
7
0-R
6
0-R
5
0-R
4
0-RW
3
0-RW
2
0-RW
1
0-RW
0
SC2_RATEEXP
[3:0]
The exponential component (EXP) of the clock rate as seen in the equation:
15
0-R
14
0-R
13
0-R
12
0-R
11
0-R
10
0-R
9
0-R
8
0-R
0
0
0
0
0
0
0
0
0
0
SC_
SPIRXDRV
SC_SPIMST
SC_SPIRPT
SC_SPIORD
SC_SPIPHA
SC_SPIPOL
0-R
7
0-R
6
0-RW
5
0-RW
4
0-RW
3
0-RW
2
0-RW
1
0-RW
0
SC_SPIRXDRV
[5]
Receiver-driven mode selection bit (SPI master mode only). Clearing this bit will
initiate transactions when transmit data is available. Setting this bit will initiate
transactions when the receive buffer (FIFO or DMA) has space.
SC_SPIMST
[4]
Setting this bit will put the SPI in master mode while clearing this bit will put the SPI in
slave mode.
SC_SPIRPT
[3]
This bit controls behavior on a transmit buffer underrun condition in slave mode.
Clearing this bit will send the BUSY token (0xFF) and setting this bit will repeat the
last byte. Changing this bit will only take effect when the transmit FIFO is empty and
the transmit serializer is idle.
SC_SPIORD
[2]
Clearing this bit will result in the Most Significant Bit being transmitted first while
setting this bit will result in the Least Significant Bit being transmitted first.
SC_SPIPHA
[1]
Clock phase configuration is selected with clearing this bit for sampling on the leading
(first edge) and setting this bit for sampling on second edge.
SC_SPIPOL
[0]
Clock polarity configuration is selected with clearing this bit for a rising leading edge
and setting this bit for a falling leading edge.
Rate
24 MHz
2LIN
1
+
() 2
EXP
⋅⋅
-------------------------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com