Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SN250 Datasheet(PDF) 90 Page - STMicroelectronics

Part # SN250
Description  Single-chip ZigBee/802.15.4 solution
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SN250 Datasheet(HTML) 90 Page - STMicroelectronics

Back Button SN250 Datasheet HTML 86Page - STMicroelectronics SN250 Datasheet HTML 87Page - STMicroelectronics SN250 Datasheet HTML 88Page - STMicroelectronics SN250 Datasheet HTML 89Page - STMicroelectronics SN250 Datasheet HTML 90Page - STMicroelectronics SN250 Datasheet HTML 91Page - STMicroelectronics SN250 Datasheet HTML 92Page - STMicroelectronics SN250 Datasheet HTML 93Page - STMicroelectronics SN250 Datasheet HTML 94Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 130 page
background image
Functional description—application modules
SN250
90/130
Note:
All configuration changes do not take effect until the next edge of the timer’s clock source.
These functions are separately controlled for TMR1 and TMR2 by setting the bits TMR_CLK,
TMR_FILT
, TMR_EDGE, and TMR_PSCL in the timer registers TMR1_CFG and TMR2_CFG,
respectively.
7.4.2
Timer functionality (counting)
Each timer supports three counting modes: increasing, decreasing, or alternating (where
the counting will increase, then decrease, then increase). These modes are controlled by
setting the TMR_DOWN and TMR_BIDIR bits within the TMR1_CFG or TMR2_CFG registers.
Upward counting continues until the counter value reaches the threshold value stored in the
TMR1_TOP
or TMR2_TOP register. Downward counting continues until the counter value
reaches the value zero. When the alternating counting mode is enabled, a triangular-shaped
waveform of the count-value can be created. Figure 10 through Figure 13 illustrate the
different counting modes available from the timers.
Counting can be enabled and disabled with the register bit TMR_EN in the TMR1_CFG or
TMR2_CFG
registers. When the timer is disabled, the counter stops counting and maintains
its count value. Enabling can be masked with the pin TMR1ENMSK or TMR2ENMSK,
depending on register bit TMR_EXTEN in the TMR1_CFG or TMR2_CFG registers.
By default, the counting operation is repetitive. It can be restricted to single counting
enabled with the register bit TMR_1SHOT located in the TMR1_CFG or TMR2_CFG registers.
Table 28.
TMR1 and TMR2 clock source settings
TMR_CLK[1:0]
Clock Source
0
1 kHz RC clock
1
32.768kHz clock
2
12 MHz clock
3
GPIO clock input
Table 29.
Clock source divider settings
TMR_PSCL[3:0]
Clock Source Prescale Factor
N = 0..10
2N
N = 11..15
210
Table 30.
Clock edge setting
TMR_EDGE
Clock Source
0
Rising
1
Falling



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com