Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SN250 Datasheet(PDF) 117 Page - STMicroelectronics

Part # SN250
Description  Single-chip ZigBee/802.15.4 solution
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SN250 Datasheet(HTML) 117 Page - STMicroelectronics

Back Button SN250 Datasheet HTML 113Page - STMicroelectronics SN250 Datasheet HTML 114Page - STMicroelectronics SN250 Datasheet HTML 115Page - STMicroelectronics SN250 Datasheet HTML 116Page - STMicroelectronics SN250 Datasheet HTML 117Page - STMicroelectronics SN250 Datasheet HTML 118Page - STMicroelectronics SN250 Datasheet HTML 119Page - STMicroelectronics SN250 Datasheet HTML 120Page - STMicroelectronics SN250 Datasheet HTML 121Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 130 page
background image
SN250
SIF module programming and debug interface
117/130
8
SIF module programming and debug interface
SIF is a synchronous serial interface developed by Cambridge Consultants Ltd. It is the
primary programming and debug interface of the SN250. Therefore, any design
implementing the SN250 should make the SIF signals readily available. The SIF module
allows external devices to read and write memory-mapped registers in real-time without
changing the functionality or timing of the XAP2b core. See the SN250 Reference Design
for details regarding the implementation of the SIF interface.
The SIF interface provides the following:
●
IC production test (especially analog)
●
PCB production test
●
XAP2b code development
●
Product control and characterization
The pins are:
●
nSIF_LOAD
●
SIF_CLK
●
SIF_MOSI
●
SIF_MISO
Because the SIF module directly connects to the program and data memory buses within
the SN250, it has access to the entire Flash and RAM blocks, as well as the on-chip
registers.
The maximum serial shift speed for the SIF interface is 48MHz. SIF interface accesses can
be initiated even when the chip is in idle and deep sleep modes. An edge on nSIF_LOAD
wakes the chip to allow SIF cycles.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com