| Electronic Components Datasheet Search |
|
ZAMC4100GA2R Datasheet(PDF) 131 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ZAMC4100GA2R Datasheet(HTML) 131 Page - Renesas Technology Corp |
|
131 / 156 page ![]() ZAMC4100 Datasheet © 2016 Integrated Device Technology, Inc. 131 January 26, 2016 Table 4.23 Register [0x4000_1828] Z1_SPICLKCFG Z1_ SPICLKCFG ADD:0x4000_1828 Bit Name Ext. Access Int. Access Reset Value Description 0 CPOL R / W R 1 Clock polarity; the content of this bit directly affects the idle state of the clock. Note: Change this bit only when the module is disabled (SPIEN=0 in register Z1_SPICFG; see Table 4.21). 1 CPHA R / W R 1 Clock phase; data is centered on the first (set to 0) or to the second (set to 1) clock edge. Note: Change this bit only when the module is disabled (SPIEN=0). 7 : 2 CDIV R / W R 1 Clock divider value; SPI clock period is 2∗(CDIV+1) times the system clock. Note: Change this bit only when the module is disabled (SPIEN=0) or when no transfer is in progress. 31 : 8 --- R --- 0 Unused; always read as 0. Table 4.24 Register [0x4000_182C] Z1_SPISTAT Z1_ SPISTAT ADD:0x4000_182C Bit Name Ext. Access Int. Access Reset Value Description 0 RXOF RC W 0 This bit signals that an RX overflow has occurred. Note: This bit is cleared when the status is read. Note: The received byte causing the overflow is rejected; the previous received byte is kept in the RX buffer. 1 RXFULL R R / W 0 This bit reflects the status of the RX buffer. It is set when a new byte is transferred into the RX buffer. Note: This bit is cleared when SPIDATA is read (Table 4.22). 2 TXEMPTY R R / W 1 This bit reflects the status of the TX buffer. It is set when a byte is transferred from the TX buffer into the shift register. Note: This bit is cleared when SPIDATA is written. 3 WRCOLL RC W 0 This bit is set when SPIDATA is written while TX buffer is already full. Note: This bit is cleared when the status is read. 4 BUSY R R / W 0 This bit reflects the status of the SPI module. 6 : 5 --- R --- 0 Unused; always read as 0. 7 CLRTXBUF W1C R 0 Writing a 1 to this bit clears the TX buffer. Note: Write only when SPI is disabled; always read as 0. 31 : 8 --- R --- 0 Unused; always read as 0. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |