AMD-K6-2ESLASH233AMZ datasheet(38/332 Pages) AMD

38 / 332 page

Internal Architecture

Chapter 2

AMD-K6™-2E Processor Data Sheet

22529B/0—January 2000

Preliminary Information

Figure 6. Register X and Y Functional Units

The branch condition unit is separate from the branch

prediction logic in that it resolves conditional branches such as

JCC and LOOP after the branch condition has been evaluated.

2.6

Branch-Prediction Logic

Sophisticated branch logic that can minimize or hide the impact

of changes in program flow is designed into the AMD-K6-2E

processor. Branches in x86 code fit into two categories:

Unconditional branches always change program flow (that is,

the branches are always taken)

Conditional branches may or may not divert program flow

(that is, the branches are taken or not-taken). When a

conditional branch is not taken, the processor simply

continues decoding and executing the next instructions in

memory.

MMX/

3DNow!

Multiplier

Integer X

ALU

MMX

ALU

MMX

Shifter

3DNow!

ALU

MMX

ALU

Integer Y

ALU

Scheduler

Buffer

(24 RISC86® Operations)

Issue Bus

for the

Execution

Pipeline

Issue Bus

for the

Execution

Pipeline

AMD-K6-2E/233AMZ Datasheet(PDF) 38 Page - Advanced Micro Devices

AMD-K6-2E/233AMZ Datasheet(HTML) 38 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL