Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SNLS059E Datasheet(PDF) 36 Page - Texas Instruments

Part # SNLS059E
Description  DP83815 10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

SNLS059E Datasheet(HTML) 36 Page - Texas Instruments

Back Button SNLS059E Datasheet HTML 32Page - Texas Instruments SNLS059E Datasheet HTML 33Page - Texas Instruments SNLS059E Datasheet HTML 34Page - Texas Instruments SNLS059E Datasheet HTML 35Page - Texas Instruments SNLS059E Datasheet HTML 36Page - Texas Instruments SNLS059E Datasheet HTML 37Page - Texas Instruments SNLS059E Datasheet HTML 38Page - Texas Instruments SNLS059E Datasheet HTML 39Page - Texas Instruments SNLS059E Datasheet HTML 40Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 110 page
background image
35
www.national.com
4.0 Register Set (Continued)
4.1.4 Configuration Latency Timer Register
This register gives status and controls such miscellaneous functions as BIST, Latency timer and Cache line size.
DP83815 Bus Master Operations:
Independent of cache line size, the DP83815 will use the following PCI commands for bus mastered transfers:
0110 - Mem Read
for all read cycles,
0111 - Mem Write
for all write cycles.
4.1.5 Configuration I/O Base Address Register
This register specifies the Base I/O address which is required to build an address map during configuration. It also
specifies the number of bytes required as well as an indication that it can be mapped into I/O space.
Tag: CFGLAT
Size: 32 bits
Hard Reset: 00000000h
Offset: 0Ch
Access: Read Write
Soft Reset: Unchanged
Bit
Bit Name
Description
31
BISTCAP
BIST Capable
Reads will always return 0.
30
BISTEN
BIST Enable
Reads will return a 0, writes are ignored.
29-16
Reserved
Reads will return a 0, writes are ignored.
15-8
LAT
Latency Timer
Set by software to the number of PCI clocks that DP83815 may hold the PCI bus.
7-0
CLS
Cache Line Size
Ignored by DP83815.
Tag: CFGIOA
Size: 32 bits
Hard Reset: 00000001h
Offset: 10h
Access: Read Write
Soft Reset: Unchanged
Bit
Bit Name
Description
31-8
IOBASE
Base I/O Address
This is set by software to the base I/O address for the Operational Register Map.
7-2
IOSIZE
Size indication
Read back as 0. This allows the PCI bridge to determine that the DP83815 requires 256 bytes of I/O
space.
1
Unused
(reads return 0).
0
IOIND
I/O Space Indicator
Set to 1 by DP83815 to indicate that DP83815 is capable of being mapped into I/O space. Read Only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com