SNLS059E datasheet(9/110 Pages) TI2

9 / 110 page

www.national.com

2.0 Pin Description (Continued)

Note: MII is normally tri-stated, unless enabled by CFG:EXT_PHY. See Section 4.2.2.

Media Independent Interface (MII)

Symbol

LQFP Pin

No(s)

LBGA Pin

No(s)

Dir

Description

COL

Collision Detect: The COL signal is asserted high asynchronously

by the external PMD upon detection of a collision on the medium. It

will remain asserted as long as the collision condition persists.

CRS

Carrier Sense: This signal is asserted high asynchronously by the

external PMD upon detection of a non-idle medium.

MDC

A11

Management Data Clock: Clock signal with a maximum rate of 2.5

MHz used to transfer management data for the external PMD on the

MDIO pin.

MDIO

C11

I/O

Management Data I/O: Bidirectional signal used to transfer

management information for the external PMD. (See Section 3.12.4

for details on connections when MII is used.)

RXCLK

D11

Receive Clock: A continuous clock, sourced by an external PMD

device, that is recovered from the incoming data. During 100 Mb/s

operation RXCLK is 25 MHz and during 10 Mb/s this is 2.5 MHz.

RXD3/MA9,

RXD2/MA8,

RXD1/MA7,

RXD0/MA6

12, 11, 10, 7

A9, B9, D10,

B10

Receive Data: Sourced from an external PMD, that contains data

aligned on nibble boundaries and are driven synchronous to RXCLK.

RXD[3] is the most significant bit and RXD[0] is the least significant

bit.

BIOS ROM Address: During external BIOS ROM access, these

signals become part of the ROM address.

RXDV/MA11

Receive Data Valid: Indicates that the external PMD is presenting

recovered and decoded nibbles on the RXD signals, and that RXCLK

is synchronous to the recovered data in 100 Mb/s operation. This

signal will encompass the frame, starting with the Start-of-Frame

delimiter (JK) and excluding any End-of-Frame delimiter (TR).

BIOS ROM Address: During external BIOS ROM access, this signal

becomes part of the ROM address.

RXER/MA10

Receive Error: Asserted high synchronously by the external PMD

whenever it detects a media error and RXDV is asserted in 100 Mb/s

operation.

BIOS ROM Address: During external BIOS ROM access, this signal

becomes part of the ROM address.

RXOE

Receive Output Enable: Used to disable an external PMD while the

BIOS ROM is being accessed.

TXCLK

Transmit Clock: A continuous clock that is sourced by the external

PMD. During 100 Mb/s operation this is 25 MHz +/- 100 ppm. During

10 Mb/s operation this clock is 2.5 MHz +/- 100 ppm.

TXD3/MA15,

TXD2/MA14,

TXD1/MA13,

TXD0/MA12

25, 24, 23, 22

B6, C6, A6,

Transmit Data: Signals which are driven synchronous to the TXCLK

for transmission to the external PMD. TXD[3] is the most significant

bit and TXD[0] is the least significant bit.

BIOS ROM Address: During external BIOS ROM access, these

signals become part of the ROM address.

TXEN

Transmit Enable: This signal is synchronous to TXCLK and

provides precise framing for data carried on TXD[3-0] for the external

PMD. It is asserted when TXD[3-0] contains valid data to be

transmitted.

SNLS059E Datasheet(PDF) 9 Page - Texas Instruments

SNLS059E Datasheet(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL