Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SNLS059E Datasheet(PDF) 48 Page - Texas Instruments

Part # SNLS059E
Description  DP83815 10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

SNLS059E Datasheet(HTML) 48 Page - Texas Instruments

Back Button SNLS059E Datasheet HTML 44Page - Texas Instruments SNLS059E Datasheet HTML 45Page - Texas Instruments SNLS059E Datasheet HTML 46Page - Texas Instruments SNLS059E Datasheet HTML 47Page - Texas Instruments SNLS059E Datasheet HTML 48Page - Texas Instruments SNLS059E Datasheet HTML 49Page - Texas Instruments SNLS059E Datasheet HTML 50Page - Texas Instruments SNLS059E Datasheet HTML 51Page - Texas Instruments SNLS059E Datasheet HTML 52Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 110 page
background image
47
www.national.com
4.0 Register Set (Continued)
4.2.7 Interrupt Mask Register
This register masks the interrupts that can be generated from the ISR. Writing a “1” to the bit enables the corresponding
interrupt. During a hardware reset, all mask bits are cleared. Setting a mask bit allows the corresponding bit in the ISR to
cause an interrupt. ISR bits are always set to 1, however, if the condition is present, regardless of the state of the
corresponding mask bit.
Bit
Bit Name
Description
7
TXDESC
Tx Descriptor
This event is signaled after a transmit descriptor when the INTR bit in the CMDSTS field has been
updated.
6
TXOK
Tx Packet OK
This event is signaled after the last transmit descriptor in a successful transmission attempt has been
updated with valid status.
5
RXORN
Rx Overrun
Set when a receive data FIFO overrun condition occurs.
4
RXIDLE
Rx Idle
This event is signaled when the receive state machine enters the idle state from a running state. This will
happen whenever the state machine encounters an "end-of-list" condition (NULL link field or a descriptor
with OWN set).
3
RXEARLY
Rx Early Threshold
Indicates that the initial Rx Drain Threshold has been met by the incoming packet, and the transfer of the
number of bytes specified by the DRTH field in the RXCFG register has been completed by the receive
DMA engine. This interrupt condition will occur only once per packet.
2
RXERR
Rx Packet Error
This event is signaled after the last receive descriptor in a failed packet reception has been updated with
valid status.
1
RXDESC
Rx Descriptor
This event is signaled after a receive descriptor with the INTR bit set in the CMDSTS field has been
updated.
0
RXOK
Rx OK
Set by the receive state machine following the update of the last receive descriptor in a good packet.
Tag: IMR
Size: 32 bits
Hard Reset: 00000000h
Offset: 0014h
Access: Read Write
Soft Reset: 00000000h
Bit
Bit Name
Description
31-26
unused
25
TXRCMP
Transmit Reset Complete
When this bit is 0, the corresponding bit in the ISR will not cause an interrupt.
24
RXRCMP
Receive Reset Complete
When this bit is 0, the corresponding bit in the ISR will not cause an interrupt.
23
DPERR
Detected Parity Error
When this bit is 0, the corresponding bit in the ISR will not cause an interrupt.
22
SSERR
Signaled System Error
When this bit is 0, the corresponding bit in the ISR will not cause an interrupt.
21
RMABT
Received Master Abort
When this bit is 0, the corresponding bit in the ISR will not cause an interrupt.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com