Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LMK05028RGCT.B Datasheet(PDF) 70 Page - Texas Instruments

Part # LMK05028RGCT.B
Description  LMK05028 Low-Jitter Dual-Channel Network Synchronizer Clock With EEPROM
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LMK05028RGCT.B Datasheet(HTML) 70 Page - Texas Instruments

Back Button LMK05028RGCT.B Datasheet HTML 66Page - Texas Instruments LMK05028RGCT.B Datasheet HTML 67Page - Texas Instruments LMK05028RGCT.B Datasheet HTML 68Page - Texas Instruments LMK05028RGCT.B Datasheet HTML 69Page - Texas Instruments LMK05028RGCT.B Datasheet HTML 70Page - Texas Instruments LMK05028RGCT.B Datasheet HTML 71Page - Texas Instruments LMK05028RGCT.B Datasheet HTML 72Page - Texas Instruments LMK05028RGCT.B Datasheet HTML 73Page - Texas Instruments LMK05028RGCT.B Datasheet HTML 74Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 94 page
background image
7.5.9 EEPROM Start-Up Mode Default Configuration
The device is factory pre-programmed with the following EEPROM default configuration.
Table 7-10. LMK05028 Default Configuration
SYSTEM CLOCKS
FREQUENCY (Hz)
INPUT TYPE
0-PPM REF CLK
XO
48,000,000
DC-DIFF(ext. term)
XO
TCXO
-
CLOCK INPUTS
FREQUENCY (Hz)
DPLL REF MUX
INPUT TYPE
IN0
156,250,000
DPLL 1,2
AC-DIFF(ext. term)
IN1
156,250,000
DPLL 1,2
AC-DIFF(ext. term)
IN2
27,000,000
DPLL 1,2
AC-DIFF(ext. term)
IN3
10,000,000
DPLL 1,2
AC-DIFF(ext. term)
DPLL1 INPUT SELECT MODE
MANUAL REGISTER
SELECTION
DPLL1 INPUT
AUTO PRIORITY
Auto Revertive
IN0
IN0
1st
IN1
2nd
IN2
3rd
IN3
4th
DPLL2 INPUT SELECT MODE
MANUAL REGISTER
SELECTION
DPLL2 INPUT
AUTO PRIORITY
Auto Revertive
IN0
IN0
1st
IN1
2nd
IN2
3rd
IN3
4th
CLOCK OUTPUTS
FREQUENCY (Hz)
OUTPUT MUX
OUTPUT TYPE
OUT0
322,265,625.0
PLL 1
AC-LVDS
OUT1
122,880,000.0
PLL 2
AC-LVDS
OUT2
122,880,000.0
PLL 2
AC-LVDS
OUT3
122,880,000.0
PLL 2
AC-LVPECL
OUT4
122,880,000.0
PLL 2
AC-LVPECL
OUT5
122,880,000.0
PLL 2
AC-LVDS
OUT6
122,880,000.0
PLL 2
AC-LVDS
OUT7
322,265,625.0
PLL 1
AC-LVDS
PLL CONFIGURATION
PLL MODE
REF-DPLL BW (Hz)
TCXO-DPLL BW (Hz)
PLL1
2-loop (REF-DPLL)
100
-
PLL2
2-loop (REF-DPLL)
100
-
REF INPUT MONITORS (1)
VALIDATION TIMER (s)
FREQ DET VALID (ppm)
FREQ DET INVALID (ppm)
IN0
0.1
-
-
IN1
0.1
-
-
IN2
0.1
-
-
IN3
0.1
-
-
REF INPUT MONITORS (2)
LATE DETECT WINDOW (μs)
EARLY DETECT WINDOW (μs)
IN0
-
-
IN1
-
-
IN2
-
-
IN3
-
-
LMK05028
SNAS724B – FEBRUARY 2018 – REVISED FEBRUARY 2025
www.ti.com
70
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: LMK05028



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com