M25PX64-STVMF6F datasheet(49/66 Pages) NUMONYX

49 / 66 page

M25PX64

Instructions

49/66

6.16

Sector erase (SE)

The sector erase (SE) instruction sets to ‘1’ (FFh) all bits inside the chosen sector. Before it

can be accepted, a write enable (WREN) instruction must previously have been executed.

After the write enable (WREN) instruction has been decoded, the device sets the write

enable latch (WEL).

The sector erase (SE) instruction is entered by driving Chip Select (S) Low, followed by the

instruction code, and three address bytes on serial data input (DQ0). Any address inside the

sector (see Table 4) is a valid address for the sector erase (SE) instruction. Chip Select (S)

must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 24.

Chip Select (S) must be driven High after the eighth bit of the last address byte has been

latched in, otherwise the sector erase (SE) instruction is not executed. As soon as Chip

Select (S) is driven High, the self-timed sector erase cycle (whose duration is tSE) is

initiated. While the sector erase cycle is in progress, the status register may be read to

check the value of the write in progress (WIP) bit. The write in progress (WIP) bit is 1 during

the self-timed sector erase cycle, and is 0 when it is completed. At some unspecified time

before the cycle is completed, the write enable latch (WEL) bit is reset.

A sector erase (SE) instruction applied to a page which is protected by the block protect

(BP2, BP1, BP0) bits (see Table 3 and Table 4) is not executed.

Figure 24.

Sector erase (SE) instruction sequence

Address bit A23 is don’t care.

24-bit address (1)

DQ1

AI13742b

3456789

29 30 31

Instruction

23 22

MSB

M25PX64-STVMF6F Datasheet(PDF) 49 Page - Numonyx B.V