M25PX64-STVMF6F datasheet(59/66 Pages) NUMONYX

59 / 66 page

M25PX64

DC and AC parameters

59/66

Figure 30.

Serial input timing

Write status register cycle time

1.3

tPP

(8)

Page program cycle time (256 bytes)

0.8

Page program cycle time (n bytes)

int(n/8) × 0.025(9)

Program OTP cycle time (64 bytes)

0.2

tSSE

Subsector erase cycle time

150

tSE

Sector erase cycle time

0.7

tBE

Bulk erase cycle time

160

Bulk erase cycle time (VPP = VPPH)35

Preliminary data.

Typical values given for TA = 25° C.

tCH + tCL must be greater than or equal to 1/ fC.

Value guaranteed by characterization, not 100% tested in production.

Expressed as a slew-rate.

Only applicable as a constraint for a WRSR instruction when SRWD is set to ‘1’.

VPPH should be kept at a valid level until the program or erase operation has completed and its result

(success or failure) is known.

When using the page program (PP) instruction to program consecutive bytes, optimized timings are

obtained with one sequence including all the bytes versus several sequences of only a few bytes (1

≤ n ≤

256).

int(A) corresponds to the upper integer part of A. For example int(12/8) = 2, int(32/8) = 4 int(15.3) =16.

Table 17.

AC characteristics(1) (continued)

Test conditions specified in Table 13 and Table 14

Symbol

Alt.

Parameter

Min

Typ(2)

Max

Unit

DQ0

AI13728

MSB IN

DQ1

tDVCH

High Impedance

LSB IN

tSLCH

tCHDX

tCHCL

tCLCH

tSHCH

tSHSL

tCHSH

tCHSL

M25PX64-STVMF6F Datasheet(PDF) 59 Page - Numonyx B.V

M25PX64-STVMF6F Datasheet(HTML) 59 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL