PSD511B1 datasheet(107/153 Pages) STMICROELECTRONICS

107 / 153 page

PSD5XX Family

104

12.0

System

Configuration

The CSIOP signal, which is generated by the DPLD, selects the internal I/O devices or

registers. The CSIOP signal takes up 256 bytes of address space and is defined by the user

in the PSDSoft Software. The following is an address offset map for the various devices

relative to the CSIOP base address.

Some Motorola 16-bit microcontrollers have a different data bus/data byte orientation. This

requires a different address offset for the internal PSD5XX I/O devices or registers. Tables

30a and 31a in this section are for this group of microcontrollers which include the

M68HC16, M68302 and M683XX.

The following table is the address map offset of the I/O port registers.

Address Offset

Port A

Port B

Port C

Port D

Port E

Data In

Control

Data Out

Direction

Open Drain

Special Function

PLD – I/O

Macrocell Out

Table 30. I/O Register Address Offset

Address Offset

Port A

Port B

Port C

Port D

Port E

Data In

Control

Data Out

Direction

Open Drain

Special Function

PLD – I/O

Macrocell Out

Table 30a. I/O Register Address Offset

(For 16-Bit Motorola MCUs in 16-Bit Mode. If 8-Bit Mode is selected, use Table 30.)

PSD511B1 Datasheet(PDF) 107 Page - STMicroelectronics

PSD511B1 Datasheet(HTML) 107 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL