Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PSD511B1 Datasheet(PDF) 126 Page - STMicroelectronics

Part # PSD511B1
Description  Low Cost Field Programmable Microcontroller Peripherals
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD511B1 Datasheet(HTML) 126 Page - STMicroelectronics

Back Button PSD511B1 Datasheet HTML 122Page - STMicroelectronics PSD511B1 Datasheet HTML 123Page - STMicroelectronics PSD511B1 Datasheet HTML 124Page - STMicroelectronics PSD511B1 Datasheet HTML 125Page - STMicroelectronics PSD511B1 Datasheet HTML 126Page - STMicroelectronics PSD511B1 Datasheet HTML 127Page - STMicroelectronics PSD511B1 Datasheet HTML 128Page - STMicroelectronics PSD511B1 Datasheet HTML 129Page - STMicroelectronics PSD511B1 Datasheet HTML 130Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 153 page
background image
PSD5XX Family
123
-20
-25
EPROM_CMiser
Symbol
Parameter
Conditions
Min Max Min Max
ON
Unit
tLVLX
ALE or AS Pulse Width
30
30
0
ns
tAVLX
Address Setup Time
(Note 4)
12
15
0
ns
tLXAX
Address Hold Time
(Note 4)
12
17
0
ns
tAVQV
Address Valid to Data Valid
(Note 4)
200
250
Add 20
ns
t SLQV
CS Valid to Data Valid
200
275
Add 20
ns
RD to Data Valid 8/16-Bit Bus
(Note 1)
50
80
0
ns
RD to Data Valid 8-Bit Bus,
t RLQV
8031 Separate Mode
(Note 2)
57
90
0
ns
RD to Data Valid from Interrupt Controller (Note 3)
50
90
0
ns
t RHQX
RD Data Hold Time
(Note 1)
0
0
0
ns
tRLRH
RD Pulse Width
(Note 1)
40
70
0
ns
tRHQZ
RD to Data High-Z
(Note 1)
45
45
0
ns
tEHEL
E Pulse Width
40
70
0
ns
tTHEH
R/W Setup Time to Enable
20
22
0
ns
tELTL
R/W Hold Time After Enable
0
0
0
ns
In 16-Bit Data Bus
tAVPV
Address Input Valid to
Mode (Note 5)
40
60
0
ns
Address Output Delay
In 8-Bit Data Bus
Mode (Note 5)
50
60
0
ns
Read Timing (3.0 V ± 10%)
Explanation of AC Symbols for Non ZPLD Timing.
Example:
t AVLX Time from Address Valid to ALE Invalid.
A – Address
L – Logic Level Low or ALE
T – R/W
C – Power Down
N – Reset
t – Time
D– Input Data
P – Port Signal
V – Valid
E –E
Q – Output Data
X – No Longer a Valid Logic Level
H – Logic Level High
R – WR, UDS, LDS, DS, IORD, PSEN
Z – Float
I – Interrupt
S – Chip Select
13.11 Microcontroller Interface –AC/DC Parameters
(ZPSD5XXV Versions)
NOTES: 1. RD timing has the same timing as PSEN, DS, LDS, UDS signals (in 8031 combined mode).
2. RD and PSEN have the same timing for 8031 separate mode.
3. Read to Data Valid of the Interrupt Request Latch and Interrupt Priority Status. RD timing has the same timing as PSEN, DS, LDS,
UDS signals.
4. Any input used to select an internal ZPSD5XX function.
5. In multiplexed mode latched address generated from ADIO delay to address output on any Port.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com