| Electronic Components Datasheet Search |
|
AT89C51ID2-RDTIM Datasheet(PDF) 109 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C51ID2-RDTIM Datasheet(HTML) 109 Page - ATMEL Corporation |
|
109 / 159 page ![]() 109 AT89C51ID2 4289A–8051–09/03 Table 82. WDTPRG Register WDTPRG - Watchdog Timer Out Register (0A7h) Reset value = XXXX X000 WDT During Power Down and Idle In Power Down mode the oscillator stops, which means the WDT also stops. While in Power Down mode the user does not need to service the WDT. There are 2 methods of exiting Power Down mode: by a hardware reset or via a level activated external inter- rupt which is enabled prior to entering Power Down mode. When Power Down is exited with hardware reset, servicing the WDT should occur as it normally should whenever the AT89C51ID2 is reset. Exiting Power Down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service routine. To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is better to reset the WDT just before entering powerdown. In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the AT89C51ID2 while in Idle mode, the user should always set up a timer that will periodi- cally exit Idle, service the WDT, and re-enter Idle mode. 7654 3210 ----- S2 S1 S0 Bit Number Bit Mnemonic Description 7- Reserved The value read from this bit is undetermined. Do not try to set this bit. 6- 5- 4- 3- 2S2 WDT Time-out select bit 2 1S1 WDT Time-out select bit 1 0S0 WDT Time-out select bit 0 S2S1 S0 Selected Time-out 00 0 (2 14 - 1) machine cycles, 16. 3 ms @ F OSCA =12 MHz 00 1 (215 - 1) machine cycles, 32.7 ms @ F OSCA=12 MHz 01 0 (2 16 - 1) machine cycles, 65. 5 ms @ F OSCA=12 MHz 01 1 (2 17 - 1) machine cycles, 131 ms @ F OSCA=12 MHz 10 0 (218 - 1) machine cycles, 262 ms @ F OSCA=12 MHz 10 1 (2 19 - 1) machine cycles, 542 ms @ F OSCA=12 MHz 11 0 (2 20 - 1) machine cycles, 1.05 s @ F OSCA=12 MHz 11 1 (221 - 1) machine cycles, 2.09 s @ F OSCA=12 MHz |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |