Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AT89C51ID2-RDTIM Datasheet(PDF) 112 Page - ATMEL Corporation

Part # AT89C51ID2-RDTIM
Description  8-bit Flash Microcontroller
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51ID2-RDTIM Datasheet(HTML) 112 Page - ATMEL Corporation

Back Button AT89C51ID2-RDTIM Datasheet HTML 108Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 109Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 110Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 111Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 112Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 113Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 114Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 115Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 116Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 159 page
background image
112
AT89C51ID2
4289A–8051–09/03
EEPROM Data
Memory
The 2K bytes on-chip EEPROM memory block is located at addresses 0000h to 07FFh
of the XRAM/ERAM memory space and is selected by setting control bits in the EECON
register.
A read or write access to the EEPROM memory is done with a MOVX instruction.
Write Data
Data is written by byte to the EEPROM memory block as for an external RAM memory.
The following procedure is used to write to the EEPROM memory:
Check EEBUSY flag
If the user application interrupts routines use XRAM memory space: Save and
disable interrupts.
Load DPTR with the address to write
Store A register with the data to be written
Set bit EEE of EECON register
Execute a MOVX @DPTR, A
Clear bit EEE of EECON register
Restore interrupts.
EEBUSY flag in EECON is then set by hardware to indicate that programming is in
progress and that the EEPROM segment is not available for reading or writing.
The end of programming is indicated by a hardware clear of the EEBUSY flag.
Figure 44 represents the optimal write sequence to the on-chip EEPROM data memory.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com