| Electronic Components Datasheet Search |
|
T89C51AC2-RLSI-M Datasheet(PDF) 33 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
T89C51AC2-RLSI-M Datasheet(HTML) 33 Page - ATMEL Corporation |
|
33 / 117 page ![]() Draft.A - March 30, 2001 33 Preview - Confidential T89C51AC2 For simplicity, the accompanying figures depict the bus cycle waveforms in idealized form and do not provide precise timing information. For bus cycle timing parameters refer to the Section “AC Characteristics” of the T89C51AC2 datasheet. Figure 20. External Data Read Waveforms Notes: 1. RD# signal may be stretched using M0 bit in AUXR register. 2. When executing MOVX @Ri instruction, P2 outputs SFR content. 3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 outputs SFR content instead of DPH. Figure 21. External Data Write Waveforms Notes: 1. WR# signal may be stretched using M0 bit in AUXR register. 2. When executing MOVX @Ri instruction, P2 outputs SFR content. 3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 outputs SFR content instead of DPH. ALE P0 P2 RD#1 DPL or Ri D7:0 DPH or P22,3 P2 CPU Clock ALE P0 P2 WR#1 DPL or Ri D7:0 P2 CPU Clock DPH or P22,3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |