Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8/3008 Datasheet(PDF) 29 Page - Renesas Technology Corp

Part # H8/3008
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  686 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/3008 Datasheet(HTML) 29 Page - Renesas Technology Corp

Back Button H8/3008 Datasheet HTML 25Page - Renesas Technology Corp H8/3008 Datasheet HTML 26Page - Renesas Technology Corp H8/3008 Datasheet HTML 27Page - Renesas Technology Corp H8/3008 Datasheet HTML 28Page - Renesas Technology Corp H8/3008 Datasheet HTML 29Page - Renesas Technology Corp H8/3008 Datasheet HTML 30Page - Renesas Technology Corp H8/3008 Datasheet HTML 31Page - Renesas Technology Corp H8/3008 Datasheet HTML 32Page - Renesas Technology Corp H8/3008 Datasheet HTML 33Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 686 page
background image
Rev.4.00 Aug. 20, 2007, Page xxix of xliv
REJ09B0395-0400
Figures
Section 1 Overview
Figure 1.1
Block Diagram ...................................................................................................
5
Figure 1.2
Pin Arrangement of H8/3008 (FP-100B or TFP-100B Package, Top View) .....
7
Section 2 CPU
Figure 2.1
CPU Operating Modes ....................................................................................... 18
Figure 2.2
Memory Map...................................................................................................... 19
Figure 2.3
CPU Registers .................................................................................................... 20
Figure 2.4
Usage of General Registers ................................................................................ 21
Figure 2.5
Stack ................................................................................................................... 22
Figure 2.6
General Register Data Formats (1) ..................................................................... 24
Figure 2.7
General Register Data Formats (2) ..................................................................... 25
Figure 2.8
Memory Data Formats........................................................................................ 26
Figure 2.9
Instruction Formats............................................................................................. 39
Figure 2.10
Memory-Indirect Branch Address Specification ................................................ 43
Figure 2.11
Processing States ................................................................................................ 47
Figure 2.12
Classification of Exception Sources ................................................................... 48
Figure 2.13
State Transitions ................................................................................................. 49
Figure 2.14
Stack Structure after Exception Handling .......................................................... 50
Figure 2.15
On-Chip Memory Access Cycle......................................................................... 52
Figure 2.16
Pin States during On-Chip Memory Access (Address Update Mode 1)............. 52
Figure 2.17
Access Cycle for On-Chip Supporting Modules ................................................ 53
Figure 2.18
Pin States during Access to On-Chip Supporting Modules ................................ 53
Section 3 MCU Operating Modes
Figure 3.1
Memory Map of H8/3008 in Each Operating Mode........................................... 63
Section 4 Exception Handling
Figure 4.1
Exception Sources .............................................................................................. 66
Figure 4.2
Reset Sequence (Modes 1 and 3)........................................................................ 69
Figure 4.3
Reset Sequence (Modes 2 and 4)........................................................................ 70
Figure 4.4
Interrupt Sources and Number of Interrupts ....................................................... 71
Figure 4.5
Stack after Completion of Exception Handling.................................................. 72
Figure 4.6
Operation when SP Value is Odd ....................................................................... 74
Section 5 Interrupt Controller
Figure 5.1
Interrupt Controller Block Diagram ................................................................... 76
Figure 5.2
Block Diagram of Interrupts IRQ
5 to IRQ0 .........................................................
87



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com