UPSD3312D datasheet(128/272 Pages) STMICROELECTRONICS

128 / 272 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

I2C interface

UPSD33xx

128/272

Doc ID 9685 Rev 7

23.8

I2C Interface Control register (S1CON)

Table 71.

Serial Control register S1CON (SFR DCh, Reset Value 00h)

Table 72.

S1CON register bit definition

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

CR2

ENI1

STA

STO

ADDR

CR[1:0]

Bit

Symbol

R/W

Function

7CR2

R,W

This bit, along with bits CR1 and CR0, determines the SCL

clock frequency (fSCL) when SIOE is in Master mode. These

bits create a clock divisor for fOSC. See Table 73 on page 129.

6ENI1

R,W

I2C Interface Enable

0 = SIOE disabled, 1 = SIOE enabled. When disabled, both

SDA and SCL signals are in high impedance state.

5STA

R,W

START flag.

When set, Master mode is entered and SIOE generates a

START condition only if the I2C bus is not busy. When a

START condition is detected on the bus, the STA flag is

cleared by hardware. When the STA bit is set during an

interrupt service, the START condition will be generated after

the interrupt service.

4STO

R,W

STOP flag

When STO is set in Master mode, the SIOE generates a

STOP condition. When a STOP condition is detected, the STO

flag is cleared by hardware. When the STO bit is set during an

interrupt service, the STOP condition will be generated after

the interrupt service.

ADDR

R,W

This bit is set when an address byte received in Slave mode

matches the device address programmed into the S1ADR

2AA

R,W

Assert Acknowledge enable

If AA = 1, an acknowledge signal (low on SDA) is automatically

returned during the acknowledge bit-time on the SCL line

when any of the following three events occur:

SIOE in Slave mode receives an address that

matches contents of S1ADR register

A data byte has been received while SIOE is in

Master Receiver mode

A data byte has been received while SIOE is a

selected Slave Receiver

When AA = 0, no acknowledge is returned (high on SDA

during acknowledge bit-time).

1, 0

CR1, CR0

R,W

These bits, along with bit CR2, determine the SCL clock

frequency (fSCL) when SIOE is in Master mode. These bits

create a clock divisor for fOSC. See Table 73 on page 129 for

values.

UPSD3312D Datasheet(PDF) 128 Page - STMicroelectronics

UPSD3312D Datasheet(HTML) 128 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL