Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

UPSD3312D Datasheet(PDF) 133 Page - STMicroelectronics

Part # UPSD3312D
Description  fast 8032 MCU with programmable logic
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3312D Datasheet(HTML) 133 Page - STMicroelectronics

Back Button UPSD3312D Datasheet HTML 129Page - STMicroelectronics UPSD3312D Datasheet HTML 130Page - STMicroelectronics UPSD3312D Datasheet HTML 131Page - STMicroelectronics UPSD3312D Datasheet HTML 132Page - STMicroelectronics UPSD3312D Datasheet HTML 133Page - STMicroelectronics UPSD3312D Datasheet HTML 134Page - STMicroelectronics UPSD3312D Datasheet HTML 135Page - STMicroelectronics UPSD3312D Datasheet HTML 136Page - STMicroelectronics UPSD3312D Datasheet HTML 137Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 272 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
UPSD33xx
I2C interface
Doc ID 9685 Rev 7
133/272
Table 81.
S1SETUP register bit definition
Table 82.
Number of I2C bus samples taken after 1-to-0 transition on SDA (START
condition)
Table 83.
Start condition hold time
Table 84 provides recommended settings for S1SETUP based on various combinations of
fOSC and fSCL. Note that the “Total Sample Period” times in Table 83 are typically slightly
less than the minimum START condition hold time, tHLDSTA for a given I
2C bus speed.
Note:
Important: The SCL bit rate fSCL must first be determined by bits CR[2:0] in the SFR
S1CON before a value is chosen for SMPL_SET[6:0] in the SFR S1SETUP.
Bit
Symbol
R/W
Function
7
EN_SS
R/W
Enable Sample Setup
EN_SS = 1 will force the SIOE to sample(1) a START condition
on the bus the number of times specified in SMPL_SET[6:0].
EN_SS = 0 means the SIOE will sample(1) a START condition
only one time, regardless of the contents of SMPL_SET[6:0].
1.
Sampling SCL and SDA lines begins after '1'-to-'0' transition on SDA occurred while SCL is high. Time
between samples is 1/fOSC.
6:0
SMPL_SET
[6:0]
–
Sample Setting
Specifies the number of bus samples((1) taken during a
START condition. See Table 82 on page 133 for values.
Contents of S1SETUP
Resulting value for
S1SETUP
Resulting number of
samples taken after 1-to-0
on SDA Line
SS_EN bit
SMPL_SET[6:0]
0
XXXXXXXb
00h (default)
1
1
0000000b
80h
1
1
0000001b
81h
2
1
0000010b
82h
3
...
...
...
...
1
0001011b
8Bh
12
1
0010111b
97h
24
...
...
...
...
1
1111111b
FFh
128
I2C bus speed
Range of I2C clock speed
(fSCL)
Minimum START condition
hold time (tHLDSTA)
Standard
Up to 100kHz
4000ns
Fast
101kHz to
400kHz
600ns
High
401kHz to 833kHz(1)
1.
833kHz is maximum for UPSD33xx devices.
160ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com