WM8960CGEFLSLASHV datasheet(44/94 Pages) CIRRUS

44 / 94 page

WM8960

Rev 4.4

When DC blocking capacitors are used, then their capacitance and the load resistance together

determine the lower cut-off frequency, fc. Increasing the capacitance lowers fc, improving the bass

response. Smaller capacitance values will diminish the bass response. Assuming a 32

 load and C1,

C2 = 100

F:

fc = 1 / 2 RLC1 = 1 / (2 x 32 x 100F) = 50 Hz

In the DC coupled configuration, the headphone “ground” is connected to the OUT3 pin, which must

be enabled by setting OUT3 = 1 and muted by setting L2MO=0 and R2MO=0. As the OUT3 pin

produces a DC voltage of AVDD/2 (=VREF), there is no DC offset between HP_L/HP_R and OUT3,

and therefore no DC blocking capacitors are required. This saves space and material cost in portable

applications.

It is recommended to connect the DC coupled headphone outputs only to headphones, and not to the

line input of another device. Although the built-in short circuit protection will prevent any damage to

the headphone outputs, such a connection may be noisy, and may not function properly if the other

device is grounded.

CLASS D SPEAKER OUTPUTS

The class D speaker outputs SPK_LN/SPK_LP and SPK_RN/SPK_RP can drive 1W into 8

 BTL

speakers. Class D outputs reduce power consumption and maximise efficiency by reducing power

dissipated in the output drivers, delivering most of the power directly to the load. This is achieved by

pulse width modulation (PWM) of a high frequency square wave, allowing the audio signal level to be

set by controlling the pulse width. The frequency of the output waveform is controlled by DCLKDIV,

and is derived from SYSCLK.

When the speakers are close to the device (typically less than about 100mm), the internal filtering

effects of the speaker can be used. Where signals are routed over longer distances, it is

recommended to use additional passive filtering, positioned close to the WM8960, to reduce EMI. See

"Applications Information" for more information on EMI reduction.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R8 (08h)

Clocking (2)

8:6

DCLKDIV

111

Controls clock division from

SYSCLK to generate suitable class

D clock.

000 = SYSCLK / 1.5

001 = SYSCLK / 2

010 = SYSCLK / 3

011 = SYSCLK / 4

100 = SYSCLK / 6

101 = SYSCLK / 8

110 = SYSCLK / 12

111 = SYSCLK / 16

R49 (31h)

Class D

Control (1)

7:6

SPK_OP_EN

[1:0]

Enable Class D Speaker Outputs

00 = Off

01 = Left speaker only

10 = Right speaker only

11 = Left and right speakers enabled

Table 28 Class D Control Registers

The class D outputs require a PWM switching clock, which is derived from SYSCLK. This clock should

not be altered or disabled while the class D outputs are enabled.

See "Clocking and Sample Rates" for more information.

WM8960CGEFL/V Datasheet(PDF) 44 Page - Cirrus Logic

WM8960CGEFL/V Datasheet(HTML) 44 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Download

Link URL