Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8960CGEFL/V Datasheet(PDF) 63 Page - Cirrus Logic

Part # WM8960CGEFL/V
Description  Speaker and Headphone Drivers for Portable Audio Applications
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8960CGEFL/V Datasheet(HTML) 63 Page - Cirrus Logic

Back Button WM8960CGEFL/V Datasheet HTML 59Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 60Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 61Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 62Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 63Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 64Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 65Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 66Page - Cirrus Logic WM8960CGEFL/V Datasheet HTML 67Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 94 page
background image
WM8960
Rev 4.4
63
OTHER SAMPLE RATE CONTROL BITS
The ALC, de-emphasis filter and 3D stereo enhance functions all need to be configured for the chosen
sample rate when in use, as show in Table 42.
ADC_ALC_SR should be configured to match the chosen ADC sample rate.
DEEMPH, 3DUC and 3DUC should be configured to match the chosen DAC sample rate.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R27 (1Bh)
Additional Control
(3)
2:0
ADC_ALC_SR
[2:0]
000
ALC Sample Rate
000 = 44.1k / 48k
001 = 32k
010 = 22.05k / 24k
011 = 16k
100 = 11.25k / 12k
101 = 8k
110 and 111 = Reserved
R5 (05h)
ADC and DAC
Control (1)
2:1
DEEMPH
[1:0]
00
De-Emphasis Control
11 = 48kHz sample rate
10 = 44.1kHz sample rate
01 = 32kHz sample rate
00 = No de-emphasis
R16 (10h)
3D Enhance
6
3DUC
0
Upper Cut-Off Frequency
0 = High (Recommended for
fs>=32kHz)
1 = Low (Recommended for
fs<32kHz)
5
3DLC
0
Lower Cut-Off Frequency
0 = Low (Recommended for
fs>=32kHz)
1 = High (Recommended for
fs<32kHz)
Table 42 Additional Sample Rate Controls
PLL
The integrated PLL can be used to generate SYSCLK for the WM8960 or provide clocking for external
devices via the GPIO1 pin.
The PLL is enabled by the PLLEN register bit.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R26 (1Ah)
Power
management (2)
0
PLLEN
0
PLL Enable
0 = PLL off
1 = PLL on
R52 (34h)
PLL (1)
5
SDM
0
Enable Integer Mode
0 = Integer mode
1 = Fractional mode
Table 43 PLLEN Control Bit
The PLL frequency ratio R = f2/f1 (See Figure 36) can be set using the register bits PLLK and PLLN:
PLLN = int R
PLLK = int (224 (R-PLLN))



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com