Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

EM78P372KSS20 Datasheet(PDF) 64 Page - ELAN Microelectronics Corp

Part # EM78P372KSS20
Description  8-BIT Microcontroller
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EMC [ELAN Microelectronics Corp]
Direct Link  http://www.emc.com.tw
Logo EMC - ELAN Microelectronics Corp

EM78P372KSS20 Datasheet(HTML) 64 Page - ELAN Microelectronics Corp

Back Button EM78P372KSS20 Datasheet HTML 60Page - ELAN Microelectronics Corp EM78P372KSS20 Datasheet HTML 61Page - ELAN Microelectronics Corp EM78P372KSS20 Datasheet HTML 62Page - ELAN Microelectronics Corp EM78P372KSS20 Datasheet HTML 63Page - ELAN Microelectronics Corp EM78P372KSS20 Datasheet HTML 64Page - ELAN Microelectronics Corp EM78P372KSS20 Datasheet HTML 65Page - ELAN Microelectronics Corp EM78P372KSS20 Datasheet HTML 66Page - ELAN Microelectronics Corp EM78P372KSS20 Datasheet HTML 67Page - ELAN Microelectronics Corp EM78P372KSS20 Datasheet HTML 68Page - ELAN Microelectronics Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 118 page
background image
EM78P372K
8-bit Microcontroller
56
Product Specification (V1.4) 05.11.2016
(This specification is subject to change without prior notice)
Bits 2 ~ 1 (VREF1~ VREF0): ADC internal reference voltage source.
VREFSEL
in Option Word 3 bit
11
VREF1
VREF0
ADC Int. Ref.
Volt.
0
0
0
VDD
0
0
1
4.0V ± 1%
0
1
0
3.0V ± 1%
0
1
1
2.5V ± 1%
1
0
0
VDD
1
0
1
4.0V ± 1%
1
1
0
3.0V ± 1%
1
1
1
2.0V ± 1%
1 : Positive voltage
Bit 0 (ADICS): ADC internal channel select. (Select ADC internal 1/4 VDD or OP
output pin connects to ADC input)
0 : Disable
1 : Enable
7.7.1.4
Bank 1 RF (IRC switch Register)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
-
TIMERSC
CPUS
IDLE
SHS1
SHS0
RCM1
RCM0
Bits 3 ~ 2 (SHS1~0): Select AD sample and Hold period
SHS1
SHS0
AD sample and Hold period (TAD)
0
0
2
0
1
4
1
0
8
1
1
12 (default)
7.7.2
ADC Data Register (ADDATA/RB, ADDATA1H/RC,
ADDATA1L/RD)
When the AD conversion is completed, the result is loaded to the ADDATA, ADDATA1H
and ADDATA1L registers. The ADRUN bit is cleared, and the ADIF is set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com