MPF5023AMMA0ES datasheet(49/91 Pages) NXP

49 / 91 page

NXP Semiconductors

PF5023

Power management integrated circuit (PMIC) for high performance applications

PF5023

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 15 April 2020

49 / 91

During normal operation, if the SW1 is disabled via the I2C command, SW2 tracks the

output of SW1 and both regulators are discharged together and pulled down internally.

When SW1 is enabled back via the I2C commands, the SW1 output ramps up to the

corresponding voltage while SW2 is always VSW1/2.

When only SW2 is disabled the PMIC uses the OTP_VTT_PDOWN bit to program

whether the SW2 regulator is disabled with the output in high impedance or discharged

internally.

• When OTP_VTT_PDOWN = 0, the output is disabled in high impedance mode.

• When OTP_VTT_PDOWN = 1, the output is disabled with the internal pull down

enabled.

When SW2 is requested to enable back again, the SW2 ramps up to the voltage set on

the VSW2_RUN or VSW2_STBY registers. Once it reaches the final DVS value, it will

change its reference to start tracking SW1 output again. Note that VSW2_RUN(STBY)

must be set to VSW1_RUN(STBY)/2 or the closest code by the MCU to ensure proper

operation.

When operating in VTT mode, the minimum output voltage configuration for SW1 should

be 800 mV to ensure the SW2 is still within the regulation range at its output.

15.2.2 Multiphase operation

Regulators SW1, SW2 and SW3 can be configured in dual and triple phase mode. In

this mode, SW1 registers control the output voltage and other configurations. Likewise,

SW1FB pin becomes the main feedback node for the resulting voltage rail, however the

two FB pins should be connected together.

The OTP_SW1CONFIG[1:0] bits are used to select the multiphase configuration for

SW1/SW2/SW3.

Table 42. OTP_SW1CONFIG register description

OTP_SW1CONFIG[1:0]

Description

SW1 and SW2 operate in single phase mode

SW1/SW2 operate in dual phase mode

Reserved

SW1/SW2/SW3 operate in triple phase mode

15.2.3 Electrical characteristics

Table 43. Type 1 buck regulator electrical characteristics

All parameters are specified at TA = −40 to 125 °C, VSWxIN = UVDET to 5.5 V, VSWxFB = 1.0 V, ISWx = 500 mA, typical

external component values, fSW = 2.25 MHz, unless otherwise noted. Typical values are characterized at VSWxIN = 5.0 V,

VSWxFB = 1.0 V, ISWx = 500 mA, and TA = 25 °C, unless otherwise noted.

Symbol

Parameter [1][2]

Min

Typ

Max

Unit

VSWxIN

Operating functional input voltage

UVDET

—

5.5

VSWxACC

Output voltage accuracy

PWM mode

0.4 V ≤ VSWxFB ≤ 0.8 V

0 ≤ ISWx ≤ 2.5 A

−10

—

VSWxACC

Output voltage accuracy

PWM mode

0.8 V < VSWxFB ≤ 1.5 V

0 ≤ ISWx ≤ 2.5 A

−2.0

—

2.0

MPF5023AMMA0ES Datasheet(PDF) 49 Page - NXP Semiconductors

MPF5023AMMA0ES Datasheet(HTML) 49 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL