Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ZAMC4100GA2R Datasheet(PDF) 118 Page - Renesas Technology Corp

Part # ZAMC4100GA2R
Description  Actuator and Motor Controller
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ZAMC4100GA2R Datasheet(HTML) 118 Page - Renesas Technology Corp

Back Button ZAMC4100GA2R Datasheet HTML 114Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 115Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 116Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 117Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 118Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 119Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 120Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 121Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 122Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 156 page
background image
ZAMC4100 Datasheet
© 2016 Integrated Device Technology, Inc.
118
January 26, 2016
4.9.2.
The BREAK/SYNC Field Detector
As described in the LIN standard, each transaction on the bus is initiated by the LIN master sending the header of
a LIN frame. This header consists of the BREAK field, the SYNC field, and the PID field. The first two fields are
used by the slave to determine the baud rate used for the rest of the transaction while the PID is used to
determine the type of the transaction (receive response; transmit response; do nothing). To enable the slave to
receive the PID, the baud rate must be detected before the START bit of the PID field. As a new BREAK and
SYNC field can occur at any time, an active transaction is interrupted when those fields are detected.
Figure 4.7 Structure of LIN Frame
FRAME
HEADER
RESPONSE
RESPONSE SPACE
BREAK
FIELD
SYNC
FIELD
PROTECTED
IDENTIFIER
FIELD
INTER-BYTE SPACE
DATA-1
DATA-2
DATA-N
CHECKSUM
INTER-BYTE SPACE
4.9.3.
SW-LIN Data Unit
The data unit handles the reception and transmission of bytes (PID, DATA, and CRC as described in the LIN
standard). It contains all registers accessible by the user and generates the interrupt (Figure 4.8).
Figure 4.8 Block Diagram of the LIN Data Unit
LINIRQEN
LINCFG
LINSTATUS
BAUDRATE
SHIFTREG
LINDATA
RxBUF
TxBUF
LIN
CONTROL
LOGIC
RXD
TXD
RXBIT
TXBIT
IRQ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com