| Electronic Components Datasheet Search |
|
SLG46867MTR Datasheet(PDF) 80 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SLG46867MTR Datasheet(HTML) 80 Page - Renesas Technology Corp |
|
80 / 209 page ![]() Datasheet 28-Feb-2023 CFR0011-120-00 Revision 3.21 Page 80 of 208 © 2023 Renesas Electronics Corporation SLG46867 GreenPAK Programmable Mixed-Signal Matrix with Dual 44 m Ω/2 A P-FET 8.3 CNT/DLY/FSM TIMING DIAGRAMS 8.3.1 Delay Mode CNT/DLY0 to CNT/DLY7 The macrocell shifts the respective edge to a set time and restarts by appropriate edge. It works as a filter if the input signal is shorter than the delay time. Figure 44: Delay Mode Timing Diagram, Edge Select: Both, Counter Data: 3 Delay In OSC: force power-on (always running) Delay Output Asynchronous delay variable Asynchronous delay variable delay = period x (counter data + 1) + variable variable is from 0 to 1 clock period delay = period x (counter data + 1) + variable variable is from 0 to 1 clock period Delay In OSC: auto power-on (powers up from delay in) Delay Output offset offset delay = offset + period x (counter data + 1) See offset in table 11 delay = offset + period x (counter data + 1) See offset in table 11 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |