Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

SLG46867MTR Datasheet(PDF) 91 Page - Renesas Technology Corp

Part # SLG46867MTR
Description  GreenPAK Programmable Mixed-Signal Matrix with Dual 44 mW/2 A P-FET
PDF  209 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SLG46867MTR Datasheet(HTML) 91 Page - Renesas Technology Corp

Back Button SLG46867MTR Datasheet HTML 87Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 88Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 89Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 90Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 91Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 92Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 93Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 94Page - Renesas Technology Corp SLG46867MTR Datasheet HTML 95Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 209 page
background image
Datasheet
28-Feb-2023
CFR0011-120-00
Revision 3.21
Page 91 of 208
© 2023 Renesas Electronics Corporation
SLG46867
GreenPAK Programmable Mixed-Signal Matrix
with Dual 44 m
Ω/2 A P-FET
Note: If low power BG is powered on/off by WS, the wake time should be longer than 2.62 ms. The BG/analog start up time will
take maximal 2.62 ms. Therefore, 8 periods of the Oscillator0 is recommended for the wake time, when BG is configured to Auto
Power mode. If low power BG is always on, Oscillator0 period is longer than required wake time. The BG/analog start up time will
Figure 60: Wake/Sleep Timing Diagram, Normal Wake Mode, Counter Set is Used
Figure 61: Wake/Sleep Timing Diagram, Short Wake Mode, Counter Set is Used
Normal ACMP
Operation
ACMP follows input
Sleep Mode
ACMP Latches New Data
Data is latched
BG/Analog
Startup time*
Force Sleep
Sleep Mode
ACMP Latches Last Data
BG/Analog_Good
(internal signal)
ACMP_PD is High
(From Connection Matrix)
CNT_SET
(From Connection Matrix)
CNT0_out
(To Connection Matrix)
time between Reset goes low
and 1st WS clock rising edge
WS_out
(internal signal)
Note: CNT0_out is a delayed WS_out signal for 1us to make sure the data is correct during LATCH.
Sleep Mode
ACMP Latches New Data
Data is latched
BG/Analog
Startup time*
Normal ACMP
Operation for short time
ACMP follows input
Force Sleep
Sleep Mode
ACMP Latches Last Data
BG/Analog_Good
(internal signal)
ACMP_PD is High
(From Connection Matrix)
CNT_RST
(From Connection Matrix)
CNT0_out
(To Connection Matrix)
time between Reset goes low
and 1st WS clock rising edge
WS_out
(internal signal)
Note: CNT0_out is a delayed WS_out signal for 1us to make sure the data is correct during LATCH.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com