Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

VSC8541XMV-05 Datasheet(PDF) 84 Page - Microchip Technology

Part # VSC8541XMV-05
Description  Single Port Gigabit Ethernet Copper PHY with GMII/RGMII/MII/RMII Interfaces
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

VSC8541XMV-05 Datasheet(HTML) 84 Page - Microchip Technology

Back Button VSC8541XMV-05 Datasheet HTML 80Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 81Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 82Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 83Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 84Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 85Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 86Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 87Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 88Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 101 page
background image
Electrical Specifications
VMDS-10513 VSC8541-02 Datasheet Revision 4.1
75
Figure 31 •
Compensated Input RGMII Timing
Figure 32 •
Compensated Output RGMII Timing
5.2.13
Start of Frame Indication
This section contains the AC specifications for the SOF indication signals.
Table 111 •
PHY Output (RX_CLK Delay When Register 20E2.[6:4]=100’b)
Parameter
Symbol
Minimum
Typical
Maximum Unit
Data to clock setup (RX_CLK
delay = 100’b)
tSETUP_R 1.4
2.0
ns
Clock to data hold (RX_CLK
delay = 100’b)
tHOLD_R 1.5
2.0
ns
Table 112 •
Start of Frame Indication AC Characteristics
Parameter
Symbol
Minimum
Typical Maximum
Unit Condition
TX_SOF_CLK/
RX_SOF_CLK frequency
fFREQ
125 - 100 ppm 125
125 + 100 ppm MHz
TX_SOF_CLK/
RX_SOF_CLK stability
fSTABILITY
1.75
ppm
TX_SOF_CLK/
RX_SOF_CLK duty cycle
DC
40
60
%
TX_SOF_CLK/
RX_SOF_CLK peak-to-peak jitter
JPPCLK_SOF
350
ps
10 k samples
TX_SOF_CLK/
RX_SOF_CLK rise time
tR
0.9
ns
20% to 80%
TX_SOF_CLK/
RX_SOF_CLK fall time
tF
0.9
ns
20% to 80%
tSETUP_T
TXD[3:0]
TX_CTL
TX_CLK
TXD[3:0]
TXD[7:4]
TXEN
TXERR
tHOLD_T
RXD[3:0]
RX_CTL
RX_CLK
RXD[3:0]
RXD[7:4]
RXEN
RXERR
tSETUP_R
RX_CLK with
Internal
Delay Added
tHOLD_R
RX_CLK delay = 100 'b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com