Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

VSC8541XMV-05 Datasheet(PDF) 85 Page - Microchip Technology

Part # VSC8541XMV-05
Description  Single Port Gigabit Ethernet Copper PHY with GMII/RGMII/MII/RMII Interfaces
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

VSC8541XMV-05 Datasheet(HTML) 85 Page - Microchip Technology

Back Button VSC8541XMV-05 Datasheet HTML 81Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 82Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 83Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 84Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 85Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 86Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 87Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 88Page - Microchip Technology VSC8541XMV-05 Datasheet HTML 89Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 101 page
background image
Electrical Specifications
VMDS-10513 VSC8541-02 Datasheet Revision 4.1
76
The following illustration shows the SOF indication timing.
Figure 33 •
SOF Indication Timing
5.2.14
Serial Management Interface
This section contains the AC specifications for the serial management interface (SMI).
Data to clock output skew (at PHY)
RX_SOF_CLK to RX_SOF
tSKEW_RX_SOF 700
1100
ps
Data to clock output skew (at PHY)
TX_SOF_CLK to TX_SOF
tSKEW_TX_SOF 450
850
ps
Table 113 •
Serial Management Interface AC Characteristics
Parameter
Symbol Minimum Typical Maximum
Unit Condition
MDC frequency1
1.
For fCLK above 1 MHz, the maximum rise time and fall time is in relation to the frequency of the MDC clock period. For
example, if fCLK is 2 MHz, the maximum clock rise time and fall time is 50 ns.
fCLK
2.5
12.5
MHz
MDC cycle time
tCYC
80
400
ns
MDC time high
tWH
20
50
ns
MDC time low
tWL
20
50
ns
Setup to MDC rising
tSU
10
ns
Hold from MDC rising tH
14
ns
MDC rise time
tR
100
tCYC × 10%1
ns
fCLK <1 MHz
fCLK from 1 MHz to 12.5 MHz
MDC fall time
tF
100
tCYC × 10%1
ns
fCLK <1 MHz
fCLK from 1 MHz to 12.5 MHz
MDC to MDIO valid
tCO
10
300
ns
Time-dependent on the value of
the external pull-up resistor on
the MDIO pin
Table 112 •
Start of Frame Indication AC Characteristics (continued)
Parameter
Symbol
Minimum
Typical Maximum
Unit Condition
RX_SOF
RX_SOF_CLK
t
SKEW_RX_SOF
t
R,tF,
80%
20%
TX_SOF
TX_SOF_CLK
t
SKEW_TX_SOF
t
R,tF,
80%
20%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com