Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AMD-K6-2E/233AMZ Datasheet(PDF) 218 Page - Advanced Micro Devices

Part # AMD-K6-2E/233AMZ
Description  AMD-K6??2E Embedded Processor
PDF  332 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6-2E/233AMZ Datasheet(HTML) 218 Page - Advanced Micro Devices

Back Button AMD-K6-2E/233AMZ Datasheet HTML 214Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 215Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 216Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 217Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 218Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 219Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 220Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 221Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 222Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 218 / 332 page
background image
200
Cache Organization
Chapter 8
AMD-K6™-2E Processor Data Sheet
22529B/0—January 2000
Preliminary Information
cache during read misses to its instruction cache. Table 35
summarizes the actions taken during this internal snooping.
If an internal snoop hits its target, the processor does the
following:
s
Data Cache Snoop During an Instruction-Cache Read
Miss—If modified, the line in the data cache is written back
on the system bus to external memory. Regardless of its
state, the data-cache line is invalidated and the instruction
cache performs a burst read cycle from external memory.
s
Instruction Cache Snoop During a Data-Cache Miss —The
line in the instruction cache is marked invalid, and the
data-cache read or write is performed from memory.
FLUSH#
In response to sampling FLUSH# asserted, the processor writes
back any data cache lines that are in the Modified state and
then marks all lines in the instruction and data caches as
invalid.
Page Flush/Invalidate
Register (PFIR)
The AMD-K6-2E processor contains the page flush/invalidate
register (PFIR) (see Figure 78) that allows cache invalidation
and optional flushing of a specific 4-Kbyte page from the linear
address space. When the PFIR is written to (using the WRMSR
instruction), the invalidation and the flushing (optional) begin.
The total amount of cache in the AMD-K6-2E processor is 64
Kbytes. Using this register can result in a much lower cycle
count for flushing particular pages versus flushing the entire
cache.
Figure 78. Page Flush/Invalidate Register (PFIR)—MSR C000_0088h
LINPAGE
10
63
F
/
I
Symbol
Description
Bit
LINPAGE
20-bit Linear Page Address
31-12
PF
Page Fault Occurred
8
F/I
Flush/Invalidate Command
0
11
31
12
32
P
F
98 7
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com