AD4080BBCZ datasheet(36/95 Pages) AD

36 / 95 page

Data Sheet

AD4080

DIGITAL INTERFACE

analog.com

Rev. 0 | 36 of 95

Figure 55. Generic Byte Wide Memory, Multibyte Register Example

As indicated in Figure 56, the address counter, by default, automat-

ically decrements (ADDR_ASCENSION = 0) such that the most

significant byte of the multibyte register is accessed first, followed

by the remaining byte(s) in that register in ascending order. Con-

versely, if ADDR_ASCENSION = 1, the least significant byte of the

multibyte register is accessed first followed by most significant byte.

As an extension of this concept, when STRICT_REGISTER_AC-

CESS = 1, any SPI frame that accesses a multibyte register as

the first entity in the data transfer must correctly set the starting

address in the instruction word to correspond to the ADDR_AS-

CENSION selection. In the case that the address counter automat-

ically decrements (ADDR_ASCENSION = 0), the starting address

is assigned to the register address for the least significant byte of

that multibyte register, and conversely, if configured to increment

automatically, the starting address must be set to the register

address for the most significant byte. As a result of the change

to ADDR_ASCENSION from automatic address decrement (0) to

automatic increment (1), Figure 53 and Figure 54 will change as

illustrated in Figure 56 and Figure 57 to accommodate the changes

in data phase byte order and instruction phase multibyte register

start address.

Figure 56. Single Instruction Format, ADDR_ASCENSION = 0 (Descend), STRICT_REGISTER_ACCESS = 1 (Enabled)

Figure 57. Single Instruction Format, ADDR_ASCENSION = 1 (Increment), STRICT_REGISTER_ACCESS = 1 (Enabled)

AD4080BBCZ Datasheet(PDF) 36 Page - Analog Devices