Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AD4080BBCZ Datasheet(PDF) 66 Page - Analog Devices

Part # AD4080BBCZ
Description  20-Bit, 40 MSPS, Differential SAR ADC
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD4080BBCZ Datasheet(HTML) 66 Page - Analog Devices

Back Button AD4080BBCZ Datasheet HTML 62Page - Analog Devices AD4080BBCZ Datasheet HTML 63Page - Analog Devices AD4080BBCZ Datasheet HTML 64Page - Analog Devices AD4080BBCZ Datasheet HTML 65Page - Analog Devices AD4080BBCZ Datasheet HTML 66Page - Analog Devices AD4080BBCZ Datasheet HTML 67Page - Analog Devices AD4080BBCZ Datasheet HTML 68Page - Analog Devices AD4080BBCZ Datasheet HTML 69Page - Analog Devices AD4080BBCZ Datasheet HTML 70Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 95 page
background image
Data Sheet
AD4080
DIGITAL FEATURES
analog.com
Rev. 0 | 66 of 95
Filter Decimation Configuration
Configuration of the digital filter is done through the filter configura-
tion register (see the Filter Configuration Register section, Address
0x29). The FILTER_SEL bits select the active filtering path (that
is, what filters are active), with each path having different allowed
decimation rates (see Table 29).
Table 29. Digital Filters Decimation Options According to FILTER_SEL Bits
Value
FILTER_SEL
Bits Value
Active Filter
Allowed Decimation Rates
0b00
No filtering (default)
No decimation
0b01
SINC1 filter
2, 4, 8, 16, 32, 64, 128, 256,
512, 1024
0b10
SINC5 filter
2, 4, 8, 16, 32, 64, 128, 256
0b11
SINC5 + compensation filter
4, 8, 16, 32, 64, 128, 256, 512
The decimation factor is set via the SINC_DEC_RATE bits in the
filter configuration register (see Table 62 for the encoding).
The readiness of new filter data can be indicated to the host
controller via a GPIO pin by setting one of GPIO_x_SEL bits in
either GPIO Configuration B register (see the GPIO Configuration B
Register section, Address 0x1A) or GPIO Configuration C register
(see the GPIO Configuration C Register section, Address 0x1B) to
0011 (filter result ready (active low)). Until new data is available
to the interface, the data from the previous result remains in the
output shift register. The user must ensure that the same LVDS
clock rate is maintained, and the user can either reread or disregard
the repeated result data, which is shown in Figure 95, where a
decimate by 4 example is used.
Figure 95. Digital Filter Decimate by 4 Frame Overview



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com