AD4080BBCZ datasheet(48/95 Pages) AD

48 / 95 page

Data Sheet

AD4080

DIGITAL INTERFACE

analog.com

Rev. 0 | 48 of 95

This feature allows the user to align and test the data interface to

their digital host. When the INTF_CHK_EN bit is unset, the normal

conversion results are output to the LVDS interface immediately.

This method is useful for alignment, particularly for self clock mode

cases where unknown PCB propagation delays may be present

between the AD4080 and its digital host controller. Note that this

feature was specifically designed to help output LVDS data with the

LVDS clock of the digital host by using static data, and the feature

does not indicate if the LVDS_CNV_CLK_CNT setting is used.

Table 21. LVDS_CNV_CLK_CNT Settings for Various Sample Rates

Sample Rate (MSPS)

LVDS Lanes

fCLK (MHz)

tCLK (ns)

(tMSB/tCLK) + 1.5

LVDS_CNV_CLK_CNT Setting

400

2.500

10.46

350

2.857

9.34

300

3.333

8.22

250

4.000

7.1

200

5.000

5.98

150

6.666

4.86

200

5.000

5.98

AD4080BBCZ Datasheet(PDF) 48 Page - Analog Devices

AD4080BBCZ Datasheet(HTML) 48 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Datasheet Download

Link URL