AD4080BBCZ datasheet(51/95 Pages) AD

51 / 95 page

Data Sheet

AD4080

DIGITAL INTERFACE

analog.com

Rev. 0 | 51 of 95

data access and storage simpler, the ADC result is sign extended to

24 bits. In this way, the data format aligns better with their selected

host.

GPIO PINS

The AD4080 GPIO pins are intended to simplify the development of

synchronous data acquisition applications by facilitating a simplified

state control interface between the host processor, the data con-

verter, and other related signal chain components. When configured

as an output, these GPIO pins can be assigned as an indicator of

device status, a digital control for a related signal chain component,

or a serial data lane for device configuration. In input mode, the

GPIO pins allow pin programming of converter features such as

digital filter synchronization (reset) and an external event trigger.

The desired function for each GPIO is defined by writing to the

GPIO Configuration A through GPIO Configuration C registers

(Address 0x19 through Address 0x1B), see the GPIO Configuration

A Register section through the GPIO Configuration C Register

section. The configuration for each GPIO includes an output enable

bit, an output data bit, and a function selection. The output data

bit determines the logical state of the output when the GPO data

option is selected; otherwise, the output state is determined by

the selected function, assuming the output is enabled. By default,

GPIO0 is enabled as an output, and the configuration SPI SDO

function is selected. All other GPIO outputs are disabled.

Table 25 provides a brief description of the available AD4080 GPIO

functions. Each of the GPIO pins can be configured for any of the

following functions.

Table 24. GPIO Registers Overview

Bits

Contents

GPIO_CONFIG_A

GPIO_0_EN,

GPIO_1_EN,

GPIO_2_EN,

GPIO_3_EN

Enable bits for each GPIO.

0: Configures the GPIO as an input.

1: Configures the GPIO as an output.

GPIO_CONFIG_A

GPIO_0_DATA,

GPIO_1_DATA,

GPIO_2_DATA,

GPIO_3_DATA

The corresponding GPIO_x_SEL bit for each GPIO can be set to 0111b to read or write data to that GPIO.

In this mode, GPIO_x_EN selects whether each of these data bits is read only or write only, depending on whether the GPIO is

configured as an input or an output.

When configured as an output, these bits are write only, the user can set the bits to a logic level that they need to output on the

GPIO.

When configured as an input, these bits are read only, the user can read the bits to determine the logic level input to on the GPIO.

If the corresponding GPIO_x_SEL is not set to 0111b, the GPIO_x_DATA is not valid as the GPIO is overridden with the selected

GPIO function

GPIO_CONFIG_B

GPIO_0_SEL,

GPIO_1_SEL

Selection for the function mode of GPIO0 and GPIO1.

GPIO_CONFIG_C

GPIO_2_SEL,

GPIO_3_SEL

Selection for the function mode of GPIO2 and GPIO3.

Table 25. GPIO_x_SEL Function Descriptions

GPIO_x_SEL

Function

Description

0000b

Configuration SPI

SDO

Configuration Serial Data Output. This configures the selected GPIO to be the SDO for the configuration SPI.

0001b

FIFO full

FIFO Memory Full Indication Output. This configures the selected GPIO to function as a FIFO full indicator. The FIFO full indicator

is set when the conversion result corresponding to the specified count in the FIFO watermark registers (see the FIFO Watermark

Register section, Address 0x1D and Address 0x1E)is loaded into the data FIFO. The FIFO full status bit is cleared by reading data

from the FIFO, and it is cleared when the first conversion result is moved from the FIFO to the data interface output shift register.

0010b

FIFO read done

FIFO Memory Read Completed Output. This configures the selected GPIO to function as a FIFO read done indicator. The FIFO read

done indicator is cleared by default when the FIFO is first enabled, and each time the last conversion result is moved from the FIFO

into the data interface output shift register. The FIFO read done is cleared when the MSB of the last FIFO result is read on the selected

data interface.

0011b

Filter result ready

Filter Result Ready Output. When the digital filter is enabled, this configures the selected GPIO to function as an indicator that new

data is available to read on the interface. This active low indication allows synchronization between the host and the AD4080 when

utilizing the integrated digital filter to oversample and decimate an incoming signal. The signal is driven low at the end of each filter

decimation period and is driven high again before the next decimated output is ready.

AD4080BBCZ Datasheet(PDF) 51 Page - Analog Devices

AD4080BBCZ Datasheet(HTML) 51 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Datasheet Download

Link URL