P89V52X2FN datasheet(27/56 Pages) PHILIPS

27 / 56 page

P89V52X2_1

Preliminary data sheet

Rev. 01 — 7 June 2007

27 of 56

NXP Semiconductors

P89V52X2

80C51 with 256 B RAM, 192 B data EEPROM

6.10.5 Framing error

Framing error (FE) is reported in the SCON.7 bit if SMOD0 (PCON.6) = 1. If SMOD0 = 0,

SCON.7 is the SM0 bit for the UART, it is recommended that SM0 is set up before

SMOD0 is set to ‘1’.

6.10.6 More about UART mode 1

Reception is initiated by a detected 1-to-0 transition at RXD. For this purpose RXD is

sampled at a rate of 16 times whatever baud rate has been established. When a transition

is detected, the divide-by-16 counter is immediately reset to align its rollovers with the

boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th

counter states of each bit time, the bit detector samples the value of RXD. The value

accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise

rejection. If the value accepted during the first bit time is not 0, the receive circuits are

reset and the unit goes back to looking for another 1-to-0 transition. This is to provide

rejection of false start bits. If the start bit proves valid, it is shifted into the input shift

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the

following conditions are met at the time the final shift pulse is generated: (a) RI = 0, and

(b) Either SM2 = 0, or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both

conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is

activated.

6.10.7 More about UART modes 2 and 3

Reception is performed in the same manner as in mode 1.

RB8

In Modes 2 and 3, is the 9th data bit that was received. In Mode 1, it

SM2 = 0, RB8 is the stop bit that was received. In Mode 0, RB8 is

undefined.

Transmit interrupt flag. Set by hardware at the end of the 8th bit time in

Mode 0, or at the stop bit in the other modes, in any serial

transmission. Must be cleared by software.

Receive interrupt flag. Set by hardware at the end of the 8th bit time in

Mode 0, or approximately halfway through the stop bit time in all other

modes. (See SM2 for exceptions). Must be cleared by software.

Table 23.

SCON - Serial port control register (address 98H) SM0/SM1 mode definition

SM0, SM1

UART mode

Baud rate

0 0

0: shift register

CPU clock/6

0 1

1: 8-bit UART

variable

1 0

2: 9-bit UART

CPU clock/32 or CPU clock/16

1 1

3: 9-bit UART

variable

Table 22.

SCON - Serial port control register (address 98H) bit description …continued

Bit

Symbol

Description

P89V52X2FN Datasheet(PDF) 27 Page - NXP Semiconductors

P89V52X2FN Datasheet(HTML) 27 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL