| Electronic Components Datasheet Search |
|
LM5177DCPR Datasheet(PDF) 23 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LM5177DCPR Datasheet(HTML) 23 Page - Texas Instruments |
|
23 / 60 page ![]() RRT = 1fsw −20ns ×30.3GΩs (2) The RT pin is regulated to 0.75 V by an internal voltage source when the device is in active mode. Therefore, the switching frequency can be dynamically changed during operation by changing the current flowing through the resistor. Figure 7-9 and Figure 7-10 show two examples for changing the frequency by the switching the resistor value or applying a external voltage source through a resistor. It is not recommended to connect any additional capacitance directly to the RT pin. RT Incr ease f(sw) Figure 7-9. Frequency Hopping Example RT + ± + ± + ± Figure 7-10. Dynamic Frequency Changing Example 7.3.7 Frequency Synchronization The device features an internal phase looked loop (PLL), which is designed to transition the switching frequency seamlessly between the frequency set by the RT pin and the external frequency synchronization signal. If no external frequency is provided, the RT pin sets the center frequency of the PLL. The external synchronization signal can change the switching frequency ±50%. To ensure low quiescence current, the input buffer of the SYNC pin is disabled if no valid sync frequency, that is a frequency signal outside the recommended synchronization range is applied. If a valid synchronization frequency is applied, the device does not enter uSleep during the PSM pause. The internal PLL is kept active to quickly re-syncs to the external synchronization signal in case of a increased load e.g. due to a load step on the output. This behavior improves the transient responds but causes higher quiescent currents for light load operation because the uSleep is disabled if a synchronization signal is provide to the SYNC pin. The synchronization timings are given in Figure 7-12. VT(SYNC) RT OSC PLL BB CORE LOGIC + ± SYNC SYNC ACTIVITY DETECTION LIMITER Figure 7-11. Main Oscillator Functional Block Diagram www.ti.com LM5177 SNVSBU4F – JUNE 2022 – REVISED JANUARY 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 23 Product Folder Links: LM5177 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |