FN8724 datasheet(21/34 Pages) RENESAS

21 / 34 page

ADDRESS

(HEX)

NAME

R/W

FUNCTION

BIT <b7>BIT <b6>BIT <b5>BIT <b4>BIT <b3>BIT <b2>BIT <b1>BIT <b0>

DEFAULT

VALUE

(HEX)

IC RESET

0x04

FAULT/

STATUS

R/W[7]

R[6:0]

Fault Status

Read-back

Reboot

1 = Reset all

digital (reverts to

0 once reboot

completes)

0= Normal

operation

Not used

Start VP and

VN together

Sequenced

1 =Start

together

VP UVP

0= Output

Voltage OK

1= UVP

Detect if VP

<60% for

>100µs

VN UVP

0= Output

Voltage OK

1= UVP

Detect if VN

<60% for

>100µs

VBST UVP

0=Output

Voltage OK

1= UVP

Detect if

VBST <70%

for >100µs

OTP

0=Temp Ok

1= OTP

detected,

Temp = +150°C

for >10µs

0x00

Cycle VIN or

Bit 0 - cycle

ENN and ENP

Bit 1 - cycle

ENN and ENP

Bit 2 - cycle

ENN

Bit 3 - Cycle

ENP

0x05

ENABLE

R/W IC Enable/

Sequencing

VP/VN soft-start

times

0= VP = 1.2ms

VN = 1.8ms

VP = VN = 0.7ms

VP/VN

Discharge

Resistor

0= Enabled

1= Disabled

Enable

shutdown of

VBST/VP/VN

at OTP or if

any is UV after

start-up.

0= Disabled

1= Enabled

Delay VP off

0 = VP off

2ms after

ENP

1= VP off

with ENP

Reserved

VP Enable:

0= Disable

1= Enable

VN Enable:

0= Disable

1=Enable

VBST Enable:

0= Disable

1=Enable

0x27

Cycle VIN or

clear the

0x04 bit

<b7>

0x06

VBST

VOLTAGE

R/W VBST Voltage

Adjustment

Not Used

VBST Voltage <5:0>

VBST = VBST(Default)V + N x 50mV

Once the maximum voltage is reached the algorithm will wrap around to give 4.65V to 5.1V options

0x00

Cycle VIN or

clear the

0x04 bit

<b7>

0x08

VN VOLTAGE

R/W VN Voltage

Adjustment

Not Used

VN Voltage <5:0>

VN = VN(Default)V - N x 50mV

Once the min voltage is reached the algorithm will wrap around to give -4.5V to -4.95V options

0x00

Cycle VIN or

clear the

0x04 bit

<b7>

0x09

VP VOLTAGE

R/W VP Voltage

Adjustment

Not Used

VP Voltage <5:0>

VP = VP(Default)V + N x 50mV

Once the maximum voltage is reached the algorithm will wrap around to give 4.5V to 4.95V options

0x00

Cycle VIN or

clear the

0x04 bit

<b7>

0x0D

VBST control

and VBST/VN

FREQUENCY

R/W VBST control

and VBST/VN

frequency

Reserved

Power FET slew rate control

00 = Slowest

01 = Slow

10 = Fast

11=Fastest

PFM mode

0= Enabled

1= Disabled

VBST and VN switching frequency

000 = 1.00MHz

001 = 1.07MHz

010 = 1.23MHz

011 = 1.33MHz

100 = 1.45MHz

101 = 1.60MHz

110 = 1.78MHz

111 = 2.00MHz

0xB4

Cycle VIN or

clear the

0x04 bit

<b7>

FN8724 Datasheet(PDF) 21 Page - Renesas Technology Corp

FN8724 Datasheet(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL